

MARCH 2016

512Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

KEY FEATURES

- High-speed access time: 45ns, 55ns
- CMOS low power operation – 36 mW (typical) operating
- TTL compatible interface levels
- Single power supply

 -1.65V—2.2V VDD (62/65WV51216EALL)
 2.2V--3.6V VDD (62/65WV51216EBLL)
- Data control for upper and lower bytes
- Automotive temperature (-40°C to +125°C)

DESCRIPTION


The *ISSI* IS62WV51216EALL/ IS62WV51216EBLL are high-speed, 8M bit static RAMs organized as 512K words by 16 bits. It is fabricated using *ISSI*'s highperformance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{CS1}$ is HIGH (deselected) or when CS2 is low (deselected) or when $\overline{CS1}$ is low , CS2 is high and both \overline{LB} and \overline{UB} are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable $\overline{(WE)}$ controls both writing and reading of the memory. A data byte allows Upper Byte $\overline{(UB)}$ and Lower Byte $\overline{(LB)}$ access.

The IS62WV51216EALL and IS62WV51216EBLL are packaged in the JEDEC standard 48-pin mini BGA (6mm x8mm), 44-Pin TSOP (TYPE II) and 48-pin TSOP (TYPE I).

BLOCK DIAGRAM



Copyright © 2016 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.


Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATIONS (512Kx16)



44-Pin TSOP (Type II)

A4 🗖 1	44 🗖 A5
A3 🗖 2	43 🗖 A6
A2 🗖 3	42 🗖 A7
A1 🗖 4	41 🗖 OE
A0 🗖 5	40 🗖 ŪB
	39 🗖 LB
1/00 🔲 7	38 🔲 1/015
I/O1 🔲 8	37 🔲 1/014
I/O2 🔲 9	36 🔲 1/O13
I/O3 🔲 10	35 🔲 1/O12
	34 🔲 GND
GND 🛄 12	33 🔲 Vod
I/O4 🔲 13	32 🔲 1/011
1/05 🔲 14	31 🔲 1/O10
I/O6 🔲 15	30 🔲 1/O9
I <u>/O7</u> [] 16	29 🔲 1/O8
WE 🔲 17	28 🔲 A18
A16 🔲 18	27 🔲 A8
A15 🔲 19	26 🔲 A9
A14 🔲 20	25 🔲 A10
A13 🔲 21	24 🗋 A11
A12 22	23 A17

2 CS Option (Package Code T2) 48-pin TSOP-I (12mm x 20mm)

PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
$\overline{\text{CS1}}$, CS2	Chip Enable Input
OE	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vdd	Power
GND	Ground

A4 [1 • 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	
1/02 🗆	10	
	18	
	19	
	20	
A18	21	
A17 🗌	22	
A16 🗌	23	
A15 🗆	24	

48 47 46 45 44 40 38 37 36 53 43 32 30 28 27	וממממממממממממממממ	A5 A6 A7 COE UB IB I/015 I/014 I/010 I/010 I/09 I/08 NC A10 A11 A12
28	\square	A11
27	\square	A12
26		A13
25		A14



FUNCTION DESCRIPTION

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has three different modes supported. Each function is described below with Truth Table.

STANDBY MODE

Device enters standby mode when deselected ($\overline{CS1}$ HIGH or CS2 LOW or both \overline{UB} and \overline{LB} are HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. The current consumption in this mode will be either ISB1 or ISB2 depending on the input level. CMOS input in this mode will maximize saving power.

WRITE MODE

Write operation issues with Chip selected ($\overline{CS1}$ LOW and CS2 HIGH) and Write Enable (\overline{WE}) input LOW. The input and output pins(I/O0-15) are in data input mode. Output buffers are closed during this time even if \overline{OE} is LOW. \overline{UB} and \overline{LB} enables a byte write feature. By enabling \overline{LB} LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with \overline{UB} being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

READ MODE

Read operation issues with Chip selected ($\overline{CS1}$ LOW and CS2 HIGH) and Write Enable (\overline{WE}) input HIGH. When \overline{OE} is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. \overline{UB} and \overline{LB} enables a byte read feature. By enabling \overline{LB} LOW, data from memory appears on I/O0-7. And with \overline{UB} being LOW, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling \overline{OE} HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

Mode	CS1	CS2	WE	ŌĒ	LB	UB	I/O0-I/O7	I/O8-I/O15	VDD Current	
	Н	Х	Х	Х	Х	Х	High-Z	High-Z		
Not Selected	Х	L	Х	Х	Х	Х	High-Z	High-Z	ISB1,ISB2	
	Х	Х	Х	Х	Н	Н	High-Z	High-Z		
Output Disabled	L	Н	Н	Н	L	Х	High-Z	High-Z		
	L	Н	Н	Н	Х	L	High-Z	High-Z	- ICC	
	L	Н	Н	L	L	Н	DOUT	High-Z		
Read	L	Н	Н	L	Н	L	High-Z	DOUT	ICC	
	L	Н	Н	L	L	L	DOUT	DOUT		
	L	Н	L	Х	L	Н	DIN	High-Z		
Write	L	Н	L	Х	Н	L	High-Z	DIN	ICC	
	L	Н	L	Х	L	L	DIN	DIN		

TRUTH TABLE



ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	-0.2 to +3.9(V _{DD} +0.3V)	V
tBIAS	Temperature Under Bias	-55 to +125	°C
V _{DD}	V _{DD} Related to GND	-0.2 to +3.9(V _{DD} +0.3V)	V
tStg	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current (LOW)	20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE⁽¹⁾

Range	Device Marking	Ambient Temperature	VDD(min)	VDD(typ)	VDD(max)
Commercial	IS62WV51216EALL	0°C to +70°C	1.65V	1.8V	2.2V
Industrial	IS62WV51216EALL	-40°C to +85°C	1.65V	1.8V	2.2V
Automotive	IS65WV51216EALL	-40°C to +125°C	1.65V	1.8V	2.2V
Commercial	IS62WV51216EBLL	0°C to +70°C	2.2V	3.3V	3.6V
Industrial	IS62WV51216EBLL	-40°C to +85°C	2.2V	3.3V	3.6V
Automotive	IS65WV51216EBLL	-40°C to +125°C	2.2V	3.3V	3.6V

Note:

1. Full device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after Vcc stabilization.

PIN CAPACITANCE ⁽¹⁾

Parameter	Symbol	Test Condition	Мах	Units
Input capacitance	C _{IN}	T 25% f $(M = 1/2)$ $(t = 1/2)$	10	pF
DQ capacitance (IO0–IO15)	C _{I/O}	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = V_{DD}(typ)$	10	pF

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.

THERMAL CHARACTERISTICS (1)

Parameter	Package	Symbol	Rating	Units
Thermal resistance from junction to ambient (airflow = 0m/s)	44-pin TSOP-II	Б	51.8	°C/W
Thermal resistance from junction to ambient (amow = om/s)	48-ball VFBGA	R _{θJA}	48.05	
Thermal registeres from junction to ease (sinflow, Om/s)	44-pin TSOP-II	р	9.6	°C/W
Thermal resistance from junction to case (airflow = 0m/s)	48-ball VFBGA	R _{θJC}	13.35	

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.



ELECTRICAL CHARACTERISTICS

IS62(5)WV51216EALL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	1.4	—	V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	—	0.2	V
V _{IH} ⁽¹⁾	Input HIGH Voltage		1.4	V _{DD} + 0.2	V
V _{IL} ⁽¹⁾	Input LOW Voltage		-0.2	0.4	V
ILI	Input Leakage	$GND < V_{IN} < V_{DD}$	–1	1	μA
I _{LO}	Output Leakage	$GND < V_{IN} < V_{DD}$, Output Disabled	–1	1	μA

Notes:

1. VILL(min) = -1.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 1.0V AC (pulse width < 10ns). Not 100% tested.

IS62(5)WV51216EBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$2.2 \le V_{DD} < 2.7, I_{OH} = -0.1 \text{ mA}$	2.0	—	V
		$2.7 \le V_{DD} \le 3.6$, $I_{OH} = -1.0$ mA	2.4	—	V
V _{OL}	Output LOW Voltage	$2.2 \le V_{DD} < 2.7, I_{OL} = 0.1 \text{ mA}$	_	0.4	V
		$2.7 \le V_{DD} \le 3.6$, $I_{OL} = 2.1 \text{ mA}$	_	0.4	V
$V_{\rm H}^{(1)}$	Input HIGH Voltage	$2.2 \le V_{DD} < 2.7$	1.8	V _{DD} + 0.3	V
		$2.7 \le V_{DD} \le 3.6$	2.2	V _{DD} + 0.3	V
$V_{IL}^{(1)}$	Input LOW Voltage	$2.2 \le V_{DD} < 2.7$	-0.3	0.6	V
		$2.7 \le V_{DD} \le 3.6$	-0.3	0.8	V
I _{LI}	Input Leakage	$GND < V_{IN} < V_{DD}$	-1	1	μA
I _{LO}	Output Leakage	$GND < V_{IN} < V_{DD}$, Output Disabled	-1	1	μA

Notes:

1. VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.



IS62(5)WV51216EALL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Gra	ade	Typ. ⁽¹⁾	Max.	Unit
ICC	V _{DD} Dynamic	$V_{DD}=V_{DD}(max), I_{OUT}=0mA, f=f_{MAX}$	Com.		-	12	mA
	Operating		Ir	ıd.	-	15	
	Supply Current		Αι	ito.	-	15	
ICC1	V _{DD} Static	$V_{DD}=V_{DD}(max), I_{OUT}=0mA, f=0Hz$	Co	om.	-	6	mA
	Operating		Ir	ıd.	-	6	
	Supply Current		Au	Auto.		6	
ISB2	CMOS Standby	$V_{DD} = V_{DD}(max),$		25°C	11.1	15	
	Current (CMOS Inputs)	$_{DD} = v_{DD}(max),$ 1) 0V $\leq CS2 \leq 0.2V$	Com.	45°C	11.4	17	
		(2) $\overline{\text{CS1}} \ge \text{V}_{\text{DD}} - 0.2\text{V}, \text{CS2} \ge \text{V}_{\text{DD}} - 0.2\text{V}$		70°C	13.6	20	μA
	or (3) \overline{LB} and $\overline{UB} \ge V_{DD}$ - 0.2V	Ind./A	Ind./Auto A1		25		
		$\overline{\text{CS1}} \le 0.2\text{V}, \text{CS2} \ge \text{V}_{\text{DD}} - 0.2\text{V}$	Auto	o. A3	28.4	50	

Note:

1. Typical values are measured at VDD = 1.8V and not 100% tested.

IS62(5)WV51216EBLL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Gra	ade	Typ. ⁽¹⁾	Max.	Unit
ICC	V _{DD} Dynamic	V _{DD} =V _{DD} (max), I _{OUT} =0mA, f=f _{MAX}	Co	m.	-	15	mA
	Operating		In	d.	-	15	
	Supply Current		Au	ito.	-	15	
ICC1	V _{DD} Static	$V_{DD}=V_{DD}(max)$, $I_{OUT}=0mA$, f=0Hz	Co	m.	-	6	mA
	Operating		In	d.	-	6	
	Supply Current		Au	ito.	-	6	
ISB2	CMOS Standby	$V_{DD} = V_{DD}(max),$		25°C	11.1	15	
	Current (CMOS Inputs)	$(1) 0V \le CS2 \le 0.2V$	Com.	45°C	11.4	17	
		(2) $\overline{\text{CS1}} \ge \text{V}_{\text{DD}} - 0.2\text{V}, \text{CS2} \ge \text{V}_{\text{DD}} - 0.2\text{V}$		70°C	13.6	20	μA
		or (3) LB and UB ≥ V _{DD} - 0.2V	Ind./A	uto A1	15.1	25	
		$\frac{(3)}{CS1} \le 0.2V, CS2 \ge V_{DD} - 0.2V$	Auto	o. A3	28.4	50	

Note:

1. Typical values are measured at VDD = 3.0V, and not 100% tested.



AC CHARACTERISTICS⁽⁶⁾ (OVER OPERATING RANGE)

READ CYCLE AC CHARACTERISTICS

Parameter	Symphol	45	ns	55ns		unit	notes
Farameter	Symbol	Min	Max	Min	Max	um	notes
Read Cycle Time	tRC	45	-	55	-	ns	1,5
Address Access Time	tAA	-	45	-	55	ns	1
Output Hold Time	tOHA	8	-	8	-	ns	1
CS1, CS2 Access Time	tACS1/tACS2	-	45	-	55	ns	1
OE Access Time	tDOE	-	22	-	25	ns	1
OE to High-Z Output	tHZOE	-	18	-	18	ns	2
OE to Low-Z Output	tLZOE	5	-	5	-	ns	2
CS1, CS2 to High-Z Output	tHZCS//tHZCS2	-	18	-	18	ns	2
CS1, CS2 to Low-Z Output	tLZCS/tLZCS2	10	-	10	-	ns	2
LB, UB Access Time	tBA	-	45	-	55	ns	1
$\overline{\text{LB}}$, $\overline{\text{UB}}$ to High-Z Output	tHZB	-	18	-	18	ns	2
\overline{LB} , \overline{UB} to Low-Z Output	tLZB	10	-	10	-	ns	2

WRITE CYCLE AC CHARACTERISTICS

Parameter	Symbol	45ns		55ns		unit	notes
Farameter	Symbol	Min	Max	Min	Max	umit	notes
Write Cycle Time	tWC	45	-	55	-	ns	1,3,5
CS1,CS2 to Write End	tSCS1/tSCS2	35	-	40	-	ns	1,3
Address Setup Time to Write End	tAW	35	-	40	-	ns	1,3
Address Hold from Write End	tHA	0	-	0	-	ns	1,3
Address Setup Time	tSA	0	-	0	-	ns	1,3
LB, /UB Valid to End of Write	tPWB	35	-	40	-	ns	1,3
WE Pulse Width	tPWE	35	-	40	-	ns	1,3,4
Data Setup to Write End	tSD	28	-	28	-	ns	1,3
Data Hold from Write End	tHD	0	-	0	-	ns	1,3
WE LOW to High-Z Output	tHZWE	-	18	-	18	ns	2,3
WE HIGH to Low-Z Output	tLZWE	10	-	10	-	ns	2,3

Notes:

1. Tested with the load in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. tHZOE, tHZCS, tHZB, and tHZWE transitions are measured when the output enters a high impedance state. Not 100% tested.

3. The internal write time is defined by the overlap of CS1=LOW, CS2=HIGH, (UB or LB)=LOW, and WE=LOW. All four conditions must be in valid states to initiate a Write, but any condition can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

4. tPWE > tHZWE + tSD when OE is LOW.

5. Address inputs must meet V_{IH} and V_{IL} SPEC during this period. Any glitch or unknown inputs are not permitted. Unknown input with standby mode is acceptable.


6. Data retention characteristics are defined later in DATA RETENTION CHARACTERISTICS.



AC TEST CONDITIONS (OVER THE OPERATING RANGE)

Parameter	Symbol	Conditions	Units
Input Rise Time	T _R	1.0	V/ns
Input Fall Time	T _F	1.0	V/ns
Output Timing Reference Level	V _{REF}	1⁄2 V _{TM}	V
Output Load Conditions	Refe	er to Figure 1 and 2	

OUTPUT LOAD CONDITIONS FIGURES




Parameters	Parameters V _{DD} =1.65~2.2V V _{DD} =2.2		V _{DD} =2.7~3.6V
Input Pulse Level	0.4V to VDD-0.2V	0.4V to	VDD-0.3V
R1	13500Ω	16667Ω	1103Ω
R2 10800Ω 15		15385Ω	1554Ω
V _{TM}	Vdd	Vdd	Vdd




TIMING DIAGRAM

READ CYCLE NO. $1^{(1,2)}$ (ADDRESS CONTROLLED) ($\overline{CS1}=\overline{OE}=VIL$, CS2= $\overline{WE}=VIH$)



READ CYCLE NO. $2^{(1,3)}$ ($\overline{CS1}$, CS2, \overline{OE} , AND \overline{UB} & \overline{LB} CONTROLLED)




Notes:

- 1. $\overline{\text{WE}}$ is HIGH for Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CS1}$, \overline{UB} , or \overline{LB} =VIL.CS2= \overline{WE} =VIH.
- 3. Address is valid prior to or coincident with $\overline{\text{CS1}}$ LOW transition.




WRITE CYCLE NO. 1 ($\overline{\text{CS1}}$ CONTROLLED, $\overline{\text{OE}}$ = HIGH OR LOW)



Notes:

- 1. tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if \overline{OE} goes high before Write Cycle. tHZOE is the time DOUT goes to High-Z after \overline{OE} goes high.
- During this period the I/Os are in output state. Do not apply input signals.


WRITE CYCLE NO. 2 (WE CONTROLLED: OE IS HIGH DURING WRITE CYCLE)



Notes:

- 1. tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if \overline{OE} goes high before Write Cycle. tHZOE is the time DOUT goes to High-Z after \overline{OE} goes high.
- 2. During this period the I/Os are in output state. Do not apply input signals.






WRITE CYCLE NO. 3 (WE CONTROLLED: OE IS LOW DURING WRITE CYCLE)

Notes:

1. If \overline{OE} is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.



WRITE CYCLE NO. 4 (UB & LB CONTROLLED)



Notes:

- 1. If \overline{OE} is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.
- 2. Due to the restriction of note1, \overline{OE} is recommended to be HIGH during write period.
- 3. Note WE stays LOW in this example. If WE toggles, tPWE and tHZWE must be considered.




DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Condition	OPTION	Min.	Тур. ⁽²⁾	Max.	Unit
V _{DR}	V _{DD} for Data	See Data Retention Waveform	IS62(5)WV51216EALL	1.5		-	V
	Retention		IS62(5)WV51216EBLL	1.5		-	V
I_{DR} Data Retention $V_{DD}=V_{DR}(min),$ Current $(1) \ 0V \le CS2 \le 0.2V, \text{ or}$ $(2) \ \overline{CS1} \ge V_{DD} = 0.2V$		Com.	-	-	20	uA	
	(1) $\underline{0V} \le CS2 \le 0.2V$, or (2) $\overline{CS1} \ge V_{DD} - 0.2V$,	Ind.	-	-	25		
		$CS2 \ge V_{DD} - 0.2V$ (3) \overline{LB} and $\overline{UB} \ge V_{DD} - 0.2V$, $\overline{CS1} \le 0.2V$, $CS2 \ge V_{DD} - 0.2V$	Auto	-	-	50	
t _{SDR}	Data Retention Setup Time	See Data Retention Waveform		0	-	-	ns
t _{RDR}	Recovery Time	See Data Retention Waveform		tRC	-	-	ns


Note:

If CS1>VDD-0.2V, all other inputs including CS2 and UB and LB must meet this condition.
 Typical values are measured at VDD=VDR(min), TA = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CS1 CONTROLLED)




DATA RETENTION WAVEFORM (CS2 CONTROLLED)





DATA RETENTION WAVEFORM (UB AND LB CONTROLLED)



Note:

- 1. CS2 must satisfy either CS2 \geq Vcc -0.2V or CS2 \leq 0.2V
- 2. $\overline{CS1}$ must satisfy either $\overline{CS1} \ge Vcc 0.2V$ or $\overline{CS1} \le 0.2V$



ORDERING INFORMATION

IS62/65WV51216EALL (1.65V - 2.2V) Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV51216EALL-55TI	TSOP-II
	IS62WV51216EALL-55TLI	TSOP-II, Lead-free
	IS62WV51216EALL-55BI	mini BGA
	IS62WV51216EALL-55BLI	mini BGA, Lead-free

ORDERING INFORMATION

IS62/65WV51216EBLL (2.2V - 3.6V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV51216EBLL-45TI	TSOP-II
	IS62WV51216EBLL-45TLI	TSOP-II, Lead-free
	IS62WV51216EBLL-45T2LI	2 CS option TSOP I, Lead-free
	IS62WV51216EBLL-45BI	mini BGA
	IS62WV51216EBLL-45BLI	mini BGA, Lead-free
55	IS62WV51216EBLL-55TI	TSOP-II
	IS62WV51216EBLL-55TLI	TSOP-II, Lead-free
	IS62WV51216EBLL-55BI	mini BGA
	IS62WV51216EBLL-55BLI	mini BGA, Lead-free

Automotive Range A3: -40°C to +125°C

Speed (ns)	Order Part No.	Package	
45	IS65WV51216EBLL-45BA3	mini BGA	
IS65WV51216EBLL-45BLA3		mini BGA, Lead-free	
	IS65WV51216EBLL-45CTA3	TSOP II, Copper Leadframe	
	IS65WV51216EBLL-45CTLA3	TSOP II, Lead-free, Copper Leadframe	

IS62/65WV51216EALL IS62/65WV51216EBLL

PACKAGE INFORMATION

