RENESAS

ISL281X7SOICEVAL1Z

Evaluation Board

Introduction

The ISL281X7SOICEVAL1Z evaluation board is a design platform containing all the circuitry needed to characterize critical performance parameters of the ISL281X7 operational amplifiers in SOIC-8 package, using a variety of user defined test circuits.

The ISL281X7 operational amplifiers feature low bias current, low noise, and low offset and temperature drift.

Reference Documents

- ISL28107 Data Sheet, <u>FN6631</u>
- ISL28117 Data Sheet, FN6632
- ISL28127 Data Sheet, FN6633

Evaluation Board Key Features

The ISL281X7SOICEVAL1Z is designed to enable the IC to operate from a single supply, +4.5VDC to +40VDC or from split supplies, ±2.25VDC to ±20V. The board is configured for a single op amp connected for differential input with a closed loop gain of 10. A single external reference voltage (VREF) pin and provisions for a user-selectable voltage divider-filter are included.

Power Supplies (Figure 1)

External power connections are made through the +V, -V, VREF and Ground connections on the evaluation board. For single supply operation, the -V and Ground pins are tied together to the power

USER'S MANUAL

AN1508 Rev 0.00 November 9, 2009

supply negative terminal. For split supplies, +V and -V terminals connect to their respective power supply terminals. De-coupling capacitors C2 and C4 connect close to their respective supplies, while two additional capacitors, C1 and C5, are connected close to the part to filter out high frequency noise. Anti-reverse diodes D1 and D2 protect the circuit in the case of accidental polarity reversal.




FIGURE 1. POWER SUPPLY CIRCUIT

Amplifier Configuration (Figure 2)

The schematic of 1/2 of the op-amp with the components supplied is shown in Figure 2. The circuit implements a differential input amp with a closed loop gain of 10. The circuit can operate from a single supply or from dual supplies. The VREF pin must be connected to ground to establish a ground referenced input for dual supply operation, or can be externally set to any reference level for single supply operation. VREF should not be left floating.




FIGURE 2. BASIC AMPLIFIER CONFIGURATION



User-selectable Options (Figures 3 and 4)

Component pads are included to enable a variety of user-selectable circuits to be added to the amplifier VREF, inputs, outputs, and the amplifier feedback loops. The Inputs (Figure 3) have additional resistor and capacitor, and jumper placements for loading and/or measurement of frequency sensitive parameters.




FIGURE 3. INPUT STAGE

The outputs (Figure 4) have additional resistor and capacitor placements for filtering and loading.

NOTE: Operational amplifiers are sensitive to output capacitance and may oscillate. In the event of oscillation, reduce output capacitance by using shorter cables, or add a resistor in series with the output.




FIGURE 4. OUTPUT STAGE

TARIF 1	ISL281X7SOICEVAL1Z COMPONENTS PARTS LIS	ST .

DESCRIPTION	COMMENTS		
CAP, SMD, 0805, 4.7µF, 50V, 10%, X7R, ROHS	Power Supply Decoupling		
CAP, SMD, 0603, 0.01µF, 50V, 10%, X7R, ROHS	Power Supply Decoupling		
CAP, SMD, 0603, DNP-PLACE HOLDER, ROHS	User selectable capacitors - not populated		
DIODE-RECTIFIER, 40V, 0.5A, ROHS	Reverse Power Protection		
OP AMP, SOIC, ROHS			
OP AMP, SOIC, ROHS			
OP AMP, SOIC, ROHS			
RESISTOR, SMD, 0603, 0.1%, MF, DNP-PLACE HOLDER	User selectable resistors - not populated		
RES, SMD, 0603, 0Ω, 1/10W, TF, ROHS	Zero ohm user selectable resistors		
RES, SMD, 0603, 10k, 1/10W, 1%, TF, ROHS	Gain resistors		
RES, SMD, 0603, 100k, 1/10W, 1%, TF, ROHS	Gain resistors		
	CAP, SMD, 0805, 4.7μF, 50V, 10%, X7R, ROHS CAP, SMD, 0603, 0.01μF, 50V, 10%, X7R, ROHS CAP, SMD, 0603, DNP-PLACE HOLDER, ROHS DIODE-RECTIFIER, 40V, 0.5A, ROHS OP AMP, SOIC, ROHS OP AMP, SOIC, ROHS OP AMP, SOIC, ROHS RESISTOR, SMD, 0603, 0.1%, MF, DNP-PLACE HOLDER RES, SMD, 0603, 0Ω, 1/10W, TF, ROHS RES, SMD, 0603, 10k, 1/10W, 1%, TF, ROHS		




FIGURE 5. ISL281X7SOICEVAL1Z TOP VIEW








FIGURE 6. ISL281X7SOICEVAL1Z SCHEMATIC DIAGRAM