RENESAS

DATASHEET

ISL32173E, ISL32177E, ISL32273E, ISL32275E, ISL32277E Quad, ±16.5kV ESD Protected, 3.0V to 5.5V, RS-485/RS-422 Receivers

FN7529 Rev 5.00 Jan 31, 2019

These Renesas devices are $\pm 16.5 kV$ IEC61000-4-2 ESD protected, 3.0V to 5.5V powered, quad receivers for balanced communication using the RS-485 and RS-422 standards. Each receiver has low input currents ($\pm 200 \mu A$), so it presents a 1/4 unit load to the RS-485 bus and allows up to 128 receivers on the bus.

The <u>ISL32173E</u> and <u>ISL32177E</u> are high data rate receivers that operate at data rates up to 80Mbps. Their 8ns maximum propagation delay skew (tolerance) ensures excellent part-topart matching. The <u>ISL32273E</u>, <u>ISL32275E</u>, and <u>ISL32277E</u> are reduced supply current versions that operate at data rates up to 20Mbps.

The receiver outputs are tri-statable and incorporate a hot plug feature to keep them disabled during power-up and power-down. Versions are available with a common EN/\overline{EN} (ISL32173E pinout) or a versatile individual channel enable (see Table 1).

A 26% smaller footprint is available with the ISL32177E and ISL32277E QFN packages and these two devices also feature a logic supply pin (V_L). The V_L supply sets the switching points of the enable inputs and the receiver outputs' V_{OH}, to levels compatible with a lower supply voltage in mixed voltage systems. Individual channel and group enable pins increase the flexibility of the ISL32177E and ISL32277E.

Related Literature

For a full list of related documents, visit our website:

 ISL32173E, ISL32177E, ISL32273E, ISL32275E, ISL32277E device pages

Features

- + IEC61000 ESD protection (RS-485 inputs) $\pm 16.5 \text{kV}$
- Class 3 ESD on all other pins>8kV HBM
- Wide common-mode range -7V to +12V
- Specified for +125°C operation
- Fail-safe open Rx inputs
- 1/4 unit load allows 128 devices on the bus
- Available in industry standard pinouts (ISL32173E) and a 4x4 QFN (ISL32x77E) with added features
- Logic supply pin (V_L) eases operation in mixed supply systems (ISL32x77E)
- High data rates..... up to 80Mbps or 20Mbps
- Low shutdown supply current......60μA
- Tri-statable Rx outputs
- 5V tolerant logic inputs when V_{CC} = 3.3V

Applications

- Telecom equipment
- Motor controllers/encoders
- Programmable logic controllers
- · Industrial/process control networks




FIGURE 1. ISL32177E PART-TO-PART PROPAGATION DELAY VARIABILITY






FIGURE 2. ISL3217xE DATA RATE AND VL PERFORMANCE

Typical Operating Circuits (1 of 4 Channels Shown)








ISL32275E

FIGURE 4. NETWORK USING PAIRED ENABLES



Using individual channel enable pins and configured for lowest shutdown supply surrent

Note: When using separate supplies, V_{CC} must be powered up before V_{L}

Using active group enable pins and configured for lowest **SHDN Supply Current**

Note: When using separate supplies, V_{cc} must be powered up before V_{L}

FIGURE 5. NETWORK WITH VL PIN FOR INTERFACING TO LOWER VOLTAGE LOGIC DEVICES

NOTE: To calculate the resistor values, see TB509.

Ordering Information

PART NUMBER (<u>Notes 2, 3</u>)	PART MARKING	TEMP. RANGE (°C)	Tape and Reel (Units) (<u>Note 1</u>)	PACKAGE (RoHS Compliant)	PKG. DWG. #	
ISL32173EIBZ	ISL32173 EIBZ	-40 to +85 - 16 Ld		16 Ld SOIC	M16.15	
ISL32173EIBZ-T	ISL32173 EIBZ	-40 to +85	2.5k	16 Ld SOIC	M16.15	
ISL32173EFBZ	ISL32173 EFBZ	-40 to +125	-	16 Ld SOIC	M16.15	
ISL32173EFBZ-T	ISL32173 EFBZ	-40 to +125	2.5k	16 Ld SOIC	M16.15	
ISL32173EIVZ	32173 EIVZ	-40 to +85	-	16 Ld TSSOP	MDP0044	
ISL32173EIVZ-T	32173 EIVZ	-40 to +85	2.5k	16 Ld TSSOP	MDP0044	
ISL32173EFVZ	32173 EFVZ	-40 to +125	-	16 Ld TSSOP	MDP0044	
ISL32173EFVZ-T	32173 EFVZ	-40 to +125	2.5k	16 Ld TSSOP	MDP0044	
ISL32177EIRZ	321 77EIRZ	-40 to +85	-	24 Ld QFN	L24.4x4C	
ISL32177EIRZ-T	321 77EIRZ	-40 to +85	6k	24 Ld QFN	L24.4x4C	
ISL32177EFRZ	321 77EFRZ	-40 to +125	-	24 Ld QFN	L24.4x4C	
ISL32177EFRZ-T	321 77EFRZ	-40 to +125	6k	24 Ld QFN	L24.4x4C	
ISL32273EIBZ	ISL32273 EIBZ	-40 to +85	-	16 Ld SOIC	M16.15	
ISL32273EIBZ-T	ISL32273 EIBZ	-40 to +85	2.5k	16 Ld SOIC	M16.15	
ISL32273EFBZ	ISL32273 EFBZ	-40 to +125	-	16 Ld SOIC	M16.15	
ISL32273EFBZ-T	ISL32273 EFBZ	-40 to +125	2.5k	16 Ld SOIC	M16.15	
ISL32273EIVZ	32273 EIVZ	-40 to +85	-	16 Ld TSSOP	MDP0044	
ISL32273EIVZ-T	32273 EIVZ	-40 to +85	2.5k	16 Ld TSSOP	MDP0044	
ISL32273EFVZ	32273 EFVZ	-40 to +125	-	16 Ld TSSOP	MDP0044	
ISL32273EFVZ-T	32273 EFVZ	-40 to +125	2.5k	16 Ld TSSOP	MDP0044	
ISL32275EIBZ	ISL32275 EIBZ	-40 to +85	-	16 Ld SOIC	M16.15	
ISL32275EIBZ-T	ISL32275 EIBZ	-40 to +85	2.5k	16 Ld SOIC	M16.15	
ISL32275EFVZ	32275 EFVZ	-40 to +125	-	16 Ld TSSOP	MDP0044	
ISL32275EFVZ-T	32275 EFVZ	-40 to +125	2.5k	16 Ld TSSOP	MDP0044	
ISL32277EIRZ	322 77EIRZ	-40 to +85	-	24 Ld QFN	L24.4x4C	
ISL32277EIRZ-T	322 77EIRZ	-40 to +85	6k	24 Ld QFN	L24.4x4C	
ISL32277EFRZ	322 77EFRZ	-40 to +125	-	24 Ld QFN	L24.4x4C	
ISL32277EFRZ-T	322 77EFRZ	-40 to +125	6k	24 Ld QFN	L24.4x4C	

NOTES:

1. See <u>TB347</u> for details about reel specifications.


2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


3. For Moisture Sensitivity Level (MSL), see <u>ISL32173E</u>, <u>ISL32177E</u>, <u>ISL32273E</u>, <u>ISL32275E</u>, <u>ISL32277E</u> device pages. For more information about MSL see <u>TB363</u>.

PART NUMBER	FUNCTION	DATA RATE (Mbps)	HOT PLUG?	V _L SUPPLY PIN?	Rx ENABLE TYPE	MAXIMUM TOTAL SUPPLY CURRENT (mA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL32173E	4 Rx	80	YES	NO	EN, EN	15	YES	16
ISL32177E	4 Rx	80	YES	YES	Individual and Group Enables	15	YES	24
ISL32273E	4 Rx	20	YES	NO	EN, EN	5.5	YES	16
ISL32275E	4 Rx	20	YES	NO	EN12, EN34	5.5	YES	16
ISL32277E	4 Rx	20	YES	YES	Individual and Group Enables	5.5	YES	24

TABLE 1. SUMMARY OF FEATURES

Pin Configurations






GND 8

В3

9

ISL32177E, ISL32277E (24 LD QFN) TOP VIEW



Pin Descriptions

ISL32173E, ISL32273E PIN NUMBER	ISL32275E PIN NUMBER	ISL32177E, ISL32277E PIN NUMBER	PIN NAME	FUNCTION
4, 12	-	4, 15	EN, EN	Group driver output enables that are internally pulled high to V _{CC} . All receiver outputs are enabled by driving EN high or $\overline{\text{EN}}$ low and the outputs are all high impedance when EN is low and $\overline{\text{EN}}$ is high (that is, if using only the active high EN, connect $\overline{\text{EN}}$ to V _{CC} or V _L through a 1k Ω resistor; if using only the active low $\overline{\text{EN}}$, connect EN directly to GND). If the group enable function is not required, connect EN to V _{CC} (or V _L) through a 1k Ω or greater resistor or connect $\overline{\text{EN}}$ directly to GND (ISL32x73E and ISL32x77E only).
-	4, 12	-	EN12, EN34	Paired driver output enables that are internally pulled high to V _{CC} . Driving EN12 (EN34) high enables the Channel 1 and 2 (3 and 4) RO outputs. Driving EN12 (EN34) low disables the Channel 1 and 2 (3 and 4) outputs. If the enable function is not required, connect EN12 and EN34 to V _{CC} (or V _L) through a 1k Ω or greater resistor (ISL32x75E only).
-	-	2, 3, 16, 17	EN1, EN2, EN3, EN4	Individual receiver output enables that are internally pulled high to V _{CC} . Forcing ENX high (along with EN high OR EN low) enables the Channel x output (ROX). Driving ENX low disables the channel X output, regardless of the states of EN and EN. If the individual channel enable function is not required, connect ENX to V _{CC} (or V _L) through a $1k\Omega$ or greater resistor (ISL32x77E only).
-	-	9	SHDNEN	Low power Shutdown mode enable that is internally pulled high to V_{CC} . A high level allows the ISL32x77E to enter a low power mode when all channels are disabled. A low level prevents the device from entering the low power mode (ISL32x77E only).
3, 5, 11, 13	3, 5, 11, 13	1, 6, 13, 18	R01, R02, R03, R04	Channel X receiver output: If A - B \ge 200mV, RO is high; If A - B \le -200mV, RO is low. RO = High if A and B are unconnected (floating).
8	8	10, PAD	GND	Ground connection. This is also the potential of the QFN thermal pad.
2, 6, 10, 14	2, 6, 10, 14	24, 7, 12, 19	A1, A2, A3, A4	±16.5kV IEC61000-4-2 ESD protected RS-485/422 level, Channel x noninverting receiver input.
1, 7, 9, 15	1, 7, 9, 15	23, 8, 11, 20	B1, B2, B3, B4	±16.5kV IEC61000-4-2 ESD protected RS-485/422 level, Channel x inverting receiver input.
16	16	22	v _{cc}	System power supply input (3.0V to 5.5V). On devices with a $\rm V_L$ pin powered from a separate supply, power up $\rm V_{CC}$ first.
-	-	21	VL	Logic power supply input (1.4V to V _{CC}) that powers all the TTL/CMOS inputs and outputs (logic pins). V _L sets the V _{IH} and V _{IL} levels of the enable and SHDNEN pins and sets the V _{OH} level of the RO pins. Connect the V _L pin to the lower voltage power supply of a logic device (such as UART or µcontroller) interfacing with the ISL32x77E logic pins. If V _L and V _{CC} are different supplies, power up this supply after V _{CC} and keep V _L \leq V _{CC} . To minimize input current and shutdown supply current, logic pins that are strapped high externally (preferably through a 1kΩ resistor) should connect to V _{CC} , but they can also connect to V _L (ISL32x77E only).
-	-	5, 14	NC	No Connection

Truth Tables

RECEIVER OUTPUT (ROX ENABLED, ALL VERSIONS)					
INPUTS (A-B)	OUTPUT (RO)				
≥0.2V	1				
≤-0.2V	0				
Inputs Open (Floating)	1				

RECEIVER ENABLE (ISL32173E, ISL32273E)					
INP	UTS	OUTPUTS			
EN	EN	ROX			
X	0	ENABLED			
1	х	ENABLED			
0	1	DISABLED*			

NOTE: *Low power Shutdown mode when disabled

Truth Tables (Continued)

RECEIVER ENABLE (ISL32275E)							
INP	UTS		OUTPUTS				
EN12	EN34	R01	R02	R03	RO4		
0	0	Z*	Z*	Z*	Z*		
0	1	Z	Z	EN	EN		
1	0	EN	EN	Z	Z		
1	1	EN	EN	EN	EN		

NOTE: *Low power Shutdown mode when all outputs disabled; Z = Tristate

RECEIVER ENABLE (ISL32177E, ISL32277E)						
INPUTS				OUTPUTS		
ENX	EN	EN	SHDNEN	ROX	COMMENTS	
0	Х	Х	0	z	Chan X output disabled	
EN1-4 = 0	Х	Х	1	Z*	All outputs disabled	
х	0	1	0	z	All outputs disabled	
х	0	1	1	Z*	All outputs disabled	
1	Х	0	х	EN	Individual ENX controls chan	
1	1	Х	Х	EN		

NOTE: * Low power Shutdown mode; Z = Tri-state

Absolute Maximum Ratings

V _{CC} to GND
V _L to GND (<u>Note 4</u>)0.3V to (V _{CC} +0.3V)
Input Voltages
EN (All varieties)
A, B
Output Voltages
RO (<u>Note 5</u>)
RO (<u>Note 4</u>)
Short-Circuit Duration
RO (One output at a time) Indefinite
ESD Rating See <u>"Electrical Specifications"</u> Table

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ JC (°C∕W)
16 Ld SOIC Package (<u>Notes 6, 9</u>)	78	30
16 Ld TSSOP Package (<u>Notes 6</u> , <u>9</u>)	104	25
24 Ld QFN Package (<u>Notes 7</u> , <u>8</u>)	42	5
Maximum Junction Temperature (Plastic Pac	kage)	+150°C
Maximum Storage Temperature Range	6	5°C to +150°C
Pb-Free Reflow Profile		<u>TB493</u>

Recommended Operating Conditions

Supply Volt	ages

V _{CC}	3V to 5.5V
V _L (<u>Note 4</u>)	1.6V to V _{CC}
Temperature Range	
ISL32x7xEl	40°C to +85°C
ISL32x7xEF	40°C to +125°C
Bus Pin Common-Mode Voltage Range	
RO Output Current	9mA to +9mA
RO Load Capacitance	≤6pF

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. ISL32177E and ISL32277E only.
- 5. Excluding the ISL32177E and ISL32277E.
- 6. θ_{JA} is measured with the component mounted on a high-effective thermal conductivity test board in free air. See <u>TB379</u> for details.
- 7. θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See <u>TB379</u> for details.
- 8. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 9. For $\theta_{\mbox{JC}}$, the "case temp" location is taken at the package top center.

Electrical Specifications Test Conditions: $V_{CC} = 3.0V$ to 5.5V; $V_L = V_{CC}$ (ISL32177E and ISL32277E only); Typicals are at the worst case of $V_{CC} = 3.3V$ or $V_{CC} = 5V$, $T_A = +25^{\circ}$ C; unless otherwise specified. **Boldface limits apply across the operating temperature range.** (Notes 10, 14)

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (<u>Note 13</u>)	ТҮР	MAX (<u>Note 13</u>)	UNIT	
DC CHARACTERISTICS									
Input High Voltage (Logic Pins, <u>Note 17</u>)	V _{IH1}	V _L = V _{CC} if ISL32177E or	V _{CC} ≤3.6V	Full	2	-	-	v	
	V _{IH2}	ISL32277E V _C	$V_{CC} \le 5.5V$	Full	2.2	-	-	٧	
	V _{IH3}	2.7V \leq V _L $<$ 3.0V (ISL32177E and ISL32277E only)			2	-	-	v	
	V _{IH4}	2.3V \leq V _L $<$ 2.7V (ISL32177E and ISL32277E only)			1.6	-	-	v	
	V _{IH5}	1.6V \leq V _L $<$ 2.3V (ISL32177E and ISL32277E only)			0.72*V _L	-	-	v	
	V _{IH6}	1.4V ≤ V _L < 1.6V (ISL32177E a	25	-	0.4 * V _L	-	v		
Input Low Voltage (Logic Pins,	VIL1	V _L = V _{CC} (ISL32177E and ISL32277E only)			-	-	0.8	v	
<u>Note 17)</u>	V _{IL2}	$V_L \ge 2.7V$ (ISL32177E and ISL32277E only)			-	-	0.6	v	
	V _{IL3}	2.3V \leq V _L < 2.7V (ISL32177E and ISL32277E only)			-	-	0.6	v	
	V _{IL4}	1.6V \leq V _L < 2.3V (ISL32177E and ISL32277E only)			-	-	0.22*V _L	v	
	V _{IL5}	1.4V \leq V _L $<$ 1.6V (ISL32177E and ISL32277E only)				0.35*V _L	-	٧	
Logic Input Current		EN, $\overline{\text{EN}}$, ENX, SHDNEN = OV or	v _{cc}	Full	-15	-	15	μA	
	I _{IN2}	EN12, EN34 = 0V or V _{CC} (ISL32275E only)			-30	-	30	μA	
Receiver Differential Threshold Voltage	V _{TH}	-7V ≤ V _{CM} ≤ 12V			-200	-	200	mV	
Receiver Input Hysteresis	ΔV_{TH}	V _{CM} = OV		25	-	30	-	m۷	



Electrical Specifications Test Conditions: $V_{CC} = 3.0V$ to 5.5V; $V_L = V_{CC}$ (ISL32177E and ISL32277E only); Typicals are at the worst case of $V_{CC} = 3.3V$ or $V_{CC} = 5V$, $T_A = +25^{\circ}$ C; unless otherwise specified. **Boldface limits apply across the operating temperature range.** (Notes 10, 14) (Continued)

PARAMETER	SYMBOL	TEST CONDITIO	NS	TEMP (°C)	MIN (<u>Note 13</u>)	ТҮР	MAX (<u>Note 13</u>)	UNIT
Input Current	I _{IN3}	V _{CC} = 0V or 5.5V	V _{IN} = 12V	Full	-	-	0.2	mA
(A, B)			V _{IN} = -7V	Full	-0.2	-	-	mA
Receiver Input Resistance	R _{IN}	$-7V \le V_{CM} \le 12V$			48	-	-	kΩ
Receiver Output Leakage Current	I _{OZ}	$ EN = 0V, 0 \le V_0 \le V_{CC} (0 \text{ to } V_L (IS ISL32277E only}) $	Full	-10	-	10	μA	
Receiver Short-Circuit Current,	I _{OS}	EN = 1, $OV \le V_0 \le V_{CC}$ (0 to V_L	20Mbps versions	Full	-	-	±100	mA
V _O = High or Low		ISL32177E and ISL32277E only)	80Mbps versions	Full	-	-	±165	mA
Receiver Output High Voltage	V _{OH1}	I_{O} = -8mA, V_{ID} = 200mV (V_{L} = V_{CC} ISL32177E and ISL32277E only)	V _{CC} ≥ 4.5V	Full	V _{CC} - 1	-	-	v
		$I_{0} = -6mA, V_{ID} = 200mV$ $(V_{L} = V_{CC} (ISL32177E and ISL32277E only)$	V _{CC} ≥ 3.0V	Full	2.4	-	-	v
	V _{OH2}	$I_0 = -2mA, V_L \ge 2.3V$	ISL32177E and	Full	V _L - 0.3	-	-	v
	V _{OH3}	I ₀ = -1.5mA, V _L = 1.8V	ISL32277E only	Full	V _L - 0.3	-	-	v
	V _{OH4}			Full	V _L - 0.2	-	-	v
Receiver Output Low Voltage	V _{OL1}	I_{0} = 8mA, V_{ID} = -200mV, V_{L} = V_{CC} ISL32177E and ISL32277E only			-	-	0.4	v
	V _{OL2}	$I_0 = 5 mA, V_L \ge 1.8 V$	ISL32177E and ISL32277E only	Full	-	-	0.4	v
	V _{OL3}	$I_0 = 2mA, V_L \ge 1.4V$	ISL32177E and ISL32277E only	Full	-	-	0.4	v
SUPPLY CURRENT	4		l				-1	
No Load Supply Current, 80Mbps Versions	801 _{CC}	EN = 1, or \overline{EN} = 0 (ISL32173E and ISL32177E) or EN1 = EN2 = EN3 = EN4 = 1 (ISL32177E)			-	-	15	mA
	801 _{CC1/2}	EN12 = 1 and EN34 = 0, or if only two channels are enabled on the ISL32177E			-	-	8.5	mA
	801 _{CCD}	$\label{eq:shdnen} \begin{array}{l} \text{SHDNEN} = 0, \text{EN1} = \text{EN2} = \text{EN3} = \text{EN4} = 0 \ \text{or} \ \text{EN} = 0 \\ \text{and} \ \overline{\text{EN}} = 1 \ (\text{ISL32177E only}) \end{array}$			-	-	2.5	mA
No Load Supply Current, 20Mbps Versions	201 _{CC}	EN = 1, or \overline{EN} = 0 (ISL32273E and ISL32277E), or EN12 = EN34 = 1 (ISL32275E), or EN1 = EN2 = EN3 = EN4 = 1 (ISL32277E)		Full	-	-	5.5	mA
	201 _{CC1/2}	EN12 = 1 and EN34 = 0, or vice versa (ISL32275E only), or if only two channels are enabled on the ISL32277E			-	-	3.5	mA
	20I _{CCD}	SHDNEN = 0, EN1 = EN2 = EN3 = EN4 = 0 or EN = 0 and \overline{EN} = 1 (ISL32277E only)			-	-	1.2	mA
Shutdown Supply Current		All outputs disabled (<u>Note 18</u>) (all except ISL32275E)			-	-	15	μA
		All outputs disabled (Note 19) (all except ISL32x73E)			-	-	60	μA
ESD PERFORMANCE				L	I			r
RS-485 Pins (A, B)		IEC61000-4-2, from bus pins to	Air gap	25	-	±16.5	-	kV
		GND	Contact	25	-	±8	-	kV
		Human Body Model, from bus pir	ns to GND	25	-	±15	_	kV



Electrical Specifications	Test Conditions: V_{CC} = 3.0V to 5.5V; V_L = V_{CC} (ISL32177E and ISL32277E only); Typicals are at the worst case of
	s otherwise specified. Boldface limits apply across the operating temperature range. (Notes 10, 14) (Continued)

PARAMETER	SYMBOL	TEST CONDITI	TEMP (°C)	MIN (<u>Note 13</u>)	ТҮР	MAX (<u>Note 13</u>)	UNIT	
All Pins		НВМ		25	-	±8	-	kV
		Machine Model	25	-	500	-	v	
RECEIVER SWITCHING CHARACTI	ERISTICS (ISL3	2273E, ISL32275E, ISL32277E,	20Mbps)	J	11			1
Maximum Data Rate	f _{MAX}	V _{ID} = ±1.5V, C _L = 15pF		Full	20	-	-	Mbps
Receiver Input to Output Delay	t _{PLH} , t _{PHL}	(<u>Figure 6</u>)	Full	-	37	55	ns	
Receiver Skew t _{PLH} - t _{PHL}	^t SKD	(Figure 6)	Full	-	2.7	6	ns	
Prop Delay Skew Channel-to-Channel	^t sкс-с	(Figure 6, Note 11)	Full	-	3	8	ns	
Prop Delay Skew Part-to-Part	t _{SKP-P}	(Figure 6, Note 12)	Full	-	4	20	ns	
Receiver Enable to Output High	^t zн	$\begin{aligned} \textbf{R}_{L} &= \textbf{1} \textbf{k} \Omega, \ \textbf{C}_{L} &= \textbf{1} \textbf{5} \textbf{p} \textbf{F}, \ \textbf{SW} &= \textbf{GNI} \\ (\underline{\textbf{Figure 7}}, \underline{\textbf{Notes 15}}, \underline{\textbf{21}}) \end{aligned}$)	Full	-	150	190	ns
Receiver Enable to Output Low	t _{ZL}	$\label{eq:RL} \begin{array}{l} R_{L} = 1 k \Omega, \ C_{L} = 1 5 p F, \ SW = V_{CC} \\ (\underline{Figure 7}, \underline{Notes 15}, \underline{21}) \end{array}$	Full	-	155	190	ns	
Receiver Disable from Output High	t _{HZ}	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GNI	Full	-	19	30	ns	
Receiver Disable from Output Low	t _{LZ}	$R_L = 1k\Omega, C_L = 15pF, SW = V_{CC}$	Full	-	19	30	ns	
Receiver Enable from Shutdown to Output High	tzh(SHDN)	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GNI (<u>Figure 7</u> , <u>Notes 16</u> , <u>20</u>)	Full	-	-	850	ns	
Receiver Enable from Shutdown to Output Low	tzl(SHDN)	$R_{L} = 1k\Omega, C_{L} = 15pF, SW = V_{CC}$ (Figure 7, Notes 16, 20)	Full	-	-	850	ns	
RECEIVER SWITCHING CHARACTI	ERISTICS (ISL3	2173E, ISL32177E, 80Mbps)		J	11		1	1
Maximum Data Rate	f _{MAX}	$V_{ID} = \pm 1.5V, C_L \le 15pF$	$V_{CC} \le 3.6V$	Full	80	-	-	Mbp
			V _{CC} > 3.6V	Full	20	-	-	Mbp
		$V_{ID} = \pm 1.5V, C_{L} \le 6pF, 3.6V \le V_{ID}$	_{CC} ≤ 5.5V	Full	80	-	-	Mbp
Receiver Input to Output Delay	t _{PLH} , t _{PHL}	(<u>Figure 6</u>)		Full	6	11	16	ns
Receiver Skew t _{PLH} - t _{PHL}	^t skd	(Figure 6)		Full	-	0.4	2	ns
Prop Delay Skew Channel-to- Channel	tskc-c	(Figure 6, Note 11)		Full	-	0.7	4	ns
Prop Delay Skew Part-to-Part	t _{SKP-P}	(Figure 6, Note 12)	Full	-	1.2	8	ns	
Receiver Enable to Output High	^t zн	$R_L = 1k\Omega, C_L = 15pF, SW = GNI$ (Figure 7, Notes 15, 21)	Full	-	57	75	ns	
Receiver Enable to Output Low	t _{ZL}	$\label{eq:RL} \begin{aligned} R_{L} &= 1 k \Omega, C_{L} = 15 pF, SW = V_{CC} \\ (\underline{Figure 7}, \underline{Notes 15}, \underline{21}) \end{aligned}$	Full	-	59	75	ns	
Receiver Disable from Output High	^t HZ	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GNI	O (<u>Figure 7</u>)	Full	-	18	30	ns
Receiver Disable from Output Low	t _{LZ}	$R_L = 1k\Omega$, $C_L = 15pF$, SW = V_{CC}	Full	-	19	30	ns	



Electrical Specifications Test Conditions: V_{CC} = 3.0V to 5.5V; V_L = V_{CC} (ISL32177E and ISL32277E only); Typicals are at the worst case of V_{CC} = 3.3V or V_{CC} = 5V, T_A = +25°C; unless otherwise specified. Boldface limits apply across the operating temperature range. (Notes 10, 14) (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (<u>Note 13</u>)	TYP	MAX (<u>Note 13</u>)	UNIT
Receiver Enable from Shutdown to Output High	^t ZH(SHDN)	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GND (Figure 7, Notes 16, 20)	Full	-	-	850	ns
Receiver Enable from Shutdown to Output Low	^t ZL(SHDN)	$R_{L} = 1k\Omega, C_{L} = 15pF, SW = V_{CC}$ (Figure 7, Notes 16, 20)	Full	-	-	850	ns

NOTES:

10. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

- 11. Channel-to-channel skew is the magnitude of the worst case delta between any two propagation delays of any two outputs on the same IC, at the same test conditions
- 12. t_{SKP-P} is the magnitude of the difference in propagation delays of the specified terminals of two units tested with identical test conditions (V_{CC}, temperature, etc.).
- 13. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 14. EN = 0 indicates that the output(s) under test are disabled via the appropriate logic pin settings. EN = 1 indicates that the logic pins are set to enable the output(s) under test.
- 15. Keep SHDNEN low to avoid entering SHDN (ISL32177E and ISL32277E only). Ensure that at least one channel remains enabled to prevent shutdown (ISL32275E only).
- 16. Keep SHDNEN high to enter shutdown when all drivers are disabled (ISL32177E and ISL32277E only).
- 17. Logic pins are the enable variants and SHDNEN.
- 18. EN low and EN high on the ISL32x73E. SHDNEN, EN, EN1-EN4 all high and EN low on the ISL32x77E.
- 19. EN12 and EN34 low on ISL32275E. SHDNEN high, with EN1-EN4 low plus EN and EN high on the ISL32x77E.
- 20. Shutdown is entered by simultaneously disabling all four outputs for at least 600ns.
- 21. Does not apply to the ISL32173E nor the ISL32273E; only the EN from shutdown parameters apply to these two parts.

Test Circuits and Waveforms




FIGURE 6A. TEST CIRCUIT






FIGURE 6B. MEASUREMENT POINTS







Typical Performance Curves $c_L = 15pF$, $V_{CC} = V_L = 3.3V$ or 5V, $T_A = +25$ °C; unless otherwise specified. V_L notes apply to the ISL32177E and ISL32277E only.







FIGURE 10. ISL3217xE RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE






FIGURE 9. V_L SUPPLY CURRENT vs ENABLE PIN VOLTAGE (ISL32x77E ONLY)





FIGURE 11. ISL3217xE RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE





Typical Performance Curves $c_L = 15 pF, V_{CC} = V_L = 3.3 V \text{ or } 5V, T_A = +25 °C;$ unless otherwise specified. V_L notes apply

to the ISL32177E and ISL32277E only. (Continued)






FIGURE 14. ISL32177E RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE



RECEIVER OUTPUT VOLTAGE








FIGURE 15. ISL3227xE RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE






FIGURE 17. ISL32277E RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE










Typical Performance Curves $c_L = 15pF$, $V_{CC} = V_L = 3.3V$ or 5V, $T_A = +25^{\circ}C$; unless otherwise specified. V_L notes apply to the ISL32177E and ISL32277E only. (Continued)














FIGURE 21. ISL3217xE RECEIVER SKEW vs TEMPERATURE






FIGURE 23. ISL3217xE RECEIVER SKEW vs TEMPERATURE





Typical Performance Curves $c_L = 15pF$, $V_{CC} = V_L = 3.3V$ or 5V, $T_A = +25^{\circ}C$; unless otherwise specified. V_L notes apply to the ISL32177E and ISL32277E only. (Continued)









FIGURE 28. ISL3217xE RECEIVER WAVEFORMS








FIGURE 27. ISL3227xE RECEIVER SKEW vs TEMPERATURE





FIGURE 29. ISL3227xE RECEIVER WAVEFORMS





Typical Performance Curves $c_L = 15pF$, $V_{CC} = V_L = 3.3V$ or 5V, $T_A = +25$ °C; unless otherwise specified. V_L notes apply to the ISL32177E and ISL32277E only. (Continued)




FIGURE 32. ISL32277E RECEIVER WAVEFORMS

Die Characteristics

SUBSTRATE AND QFN THERMAL PAD POTENTIAL (POWERED UP):

GND

PROCESS:

Si Gate BiCMOS



Application Information

RS-485 and RS-422 are differential (balanced) data transmission standards for use in long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard, that allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard that allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus.

Another important advantage of RS-485 is the extended Common-Mode Range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000', so the wide CMR is necessary to handle ground potential differences, and voltages induced in the cable by external fields.

Receiver Features

These devices use differential receivers for maximum noise immunity and common-mode rejection. Input sensitivity is better than ± 200 mV, as required by the RS-422 and RS-485 specifications.

Receiver input resistance of $48k\Omega$ surpasses the RS-422 specification of $4k\Omega$ and is four times the RS-485 Unit Load (UL) requirement of $12k\Omega$ minimum. Therefore, these products are known as "one-quarter UL" receivers and there can be up to 128 of these devices on a network while still complying with the RS-485 loading specification.


Receiver inputs function with common-mode voltages as great as +9V/-7V outside the power supplies (for example, +12V and -7V with V_{CC} = 3.0V), making them ideal for long networks where induced voltages and ground potential differences are realistic concerns.

All the receivers include a "fail-safe open" function that ensures a high level receiver output if the receiver inputs are unconnected (floating).

All receivers easily support a 20Mbps data rate and the ISL32173E and ISL32177E support data rates up to 80Mbps. All receiver outputs are tri-statable, with the enable scheme varying by part type (see <u>"Receiver Enable Functions"</u>).

Receiver Enable Functions

All product types allow disabling of the Rx outputs. The ISL32x73E types feature group (all four Rx) enable functions that are active high (EN) or active low (EN). Receivers enable when EN = 1 or when EN = 0 and they disable only when EN = 0 and $\overline{EN} = 1$. The ISL32275E version uses active high paired enable functions (EN12 and EN34) that enable (when high) or disable (when low) the corresponding pairs of Rx. All four of these enable pins have internal pull-up resistors to V_{CC}, but unused enable pins that need to be high (for example, EN when using the EN input for enable control, or EN12 and EN34 when using always enabled receivers) should always be connected externally to V_{CC}. If V_{CC} transients might exceed 7V, insert a series resistor between the input(s) and V_{CC} to limit the current that flows if the input's ESD protection starts conducting.



The ISL32177E and ISL32277E have the most flexible enable scheme. Their six enable pins allow for group, paired, or individual channel enable control. Figure 33 details the ISL32x77E's internal enable logic. To use a group enable function, connect all the ENx pins high and handle the EN and EN pins as described in the previous paragraph. For paired enables, connect EN and EN high (for the lowest current in SHDN mode, if SHDN is used) and tie EN1 and EN2 together and EN3 and EN4 together. For individual channel enables, again connect EN and EN high and drive the appropriate ENs (active high) for the particular channel. All six enable pins incorporate pull-up resistors to V_{CC}, but unused enable pins of any type should be externally connected high, rather than being left floating. Connecting to V_{CC} is the best choice, but V_L may be used as long as shutdown power is not a primary concern (for each VL connected input, I_{CC} increases by (V_{CC} - V_L)/600k Ω). If V_{CC} or V_L transients might exceed 7V, insert a series resistor between the input(s) and the supply to limit the current that flows if the input's ESD protection starts conducting.

Wide Supply Range

These devices operate with a wide range of supply voltages from 3.0V to 5.5V and the receivers meet the RS-485 specs for that full supply voltage range.

5.5V TOLERANT LOGIC PINS

Logic input pins (enables, SHDNEN) contain no ESD nor parasitic diodes to V_{CC} (nor to V_L), so they withstand input voltages exceeding 5.5V regardless of the V_{CC} and V_L voltages (see Figure 9 on page 11).


Logic Supply (V_L Pin, ISL32177E and ISL32277E)

Note: If powered from separate supplies, power up V_{CC} before powering up the V_L supply.

The ISL32177E and ISL32277E include a V_L pin that powers the logic inputs (enables pin, SHDNEN) and the RO outputs. These pins interface with "logic" devices such as UARTs, ASICs, and µcontrollers. Most of these devices use power supplies significantly lower than 3.3V. Thus, a 5V or 3.3V RO output level from an ISL32x77E IC might seriously overdrive and damage the logic device input (Figure 34). Similarly, the logic device's low V_{OH} might not exceed the V_{IH} of the ISL32x77E's 3.3V or 5V powered enable input. Connecting the ISL32x77E's V_L pin to the power supply of the logic device (as shown in Figure 34) limits the ISL32x77E's V_{OH} to V_L and reduces its logic input switching points to values compatible with the logic device's output levels.



Configure the logic pin input switching points and RO output levels to the supply voltage of the UART, ASIC, or μ controller to eliminate the need for a level shifter/translator between the two ICs.



 V_L can be anywhere from V_{CC} down to 1.4V, but the data rate drops off dramatically below V_L = 1.6V. Table 2 indicates typical V_{IH} and V_{IL} values (applicable to both speed grades) for various V_L settings and also lists the ISL32177E's typical data rate versus V_L . The ISL32277E typically runs at 20Mbps for $V_L \ge 1.6V$ and drops to 10Mbps to 15Mbps at V_L = 1.4V. Prop delays, skews and transition times increase at lower V_L , as shown in Figures 20 through 32.

TABLE 2. TYPICAL V_{IH}, V_{IL}, AND DATA RATE vs V_L FOR V_{CC} = 3.3V OR 5V

V _L (V)	V _{IH} (V)	V _{IL} (V)	ISL32177E DATA RATE (Mbps)
1.4	0.55	0.5	25
1.6	0.6	0.55	50
1.8	0.8	0.7	65
2.3	1	0.9	70
2.7	1.1	1	75
3.3	1.3	1.2	80

Neglecting the RO I_{OH} currents, the quiescent V_L supply current (I_L) is typically less than 1µA for enable input voltages at ground or V_L , as shown in Figure 9 on page 11. Enable pin pull-up resistors connect to V_{CC} , so the current due to a low enable input adds to I_{CC} rather than to I_L .

Hot Plug Function

When a piece of equipment powers up, there is a period of time when the processor or ASIC driving the RS-485 control lines (EN, \overline{EN} , ENX) is unable to ensure that the RS-485 Rx outputs are kept disabled. If the equipment is connected to the bus, a receiver activating prematurely during power up may generate RO transitions that can cause interrupts. To avoid this scenario, this family incorporates a "hot plug" function. During power-up, circuitry monitoring V_{CC} ensures that the Rx outputs remain disabled for a period of time, regardless of the state of the enables. This gives the processor/ASIC a chance to stabilize and drive the RS-485 control lines to the proper states.

ESD Protection

All pins on these devices include Class 3 (>8kV) Human Body Model (HBM) ESD protection structures, but the RS-485 pins (receiver inputs) incorporate advanced structures allowing them to survive ESD events in excess of ± 15 kV HBM and ± 16.5 kV IEC 61000-4-2. The RS-485 pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. The new ESD structures protect the device whether or not it is powered up, without degrading the RS-485 common-mode range of -7V to +12V. This built-in ESD protection eliminates the need for board level protection structures (for example, transient suppression diodes) and the associated, undesirable capacitive load they present.

IEC 61000-4-2 Testing

The IEC 61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (the RS-485 pins in this case) and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's RS-485 pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection on the RS-485 port.

AIR-GAP DISCHARGE TEST METHOD

For the air-gap discharge test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc., so it is difficult to obtain repeatable results. The A and B RS-485 pins withstand ± 16.5 kV air-gap discharges.

CONTACT DISCHARGE TEST METHOD

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. These quad receivers survive ±8kV contact discharges on the RS-485 pins.

Data Rate, Cables and Terminations

The RS-485 and RS-422 are intended for network lengths up to 4000', but the maximum system data rate decreases as the



transmission length increases. Networks operating at 80Mbps are limited to lengths much less than 100' (30m), while a 20Mbps version can operate at full data rates with lengths up to 200' (60m).

Any of these ICs may be used at slower data rates over longer cables, but there are some limitations for the 80Mbps versions. The 80Mbps Rx is optimized for high speed operation, so its output may glitch if the Rx input differential transition times are too slow. Keeping the transition times below 500ns, which equates to a Tx driving a 1000' (305m) CAT 5 cable, yields excellent performance across the full operating temperature range.

Twisted pair is the cable of choice for RS-485 and RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common-mode signals, that are effectively rejected by the differential receivers in these ICs.

When using these receivers, proper termination is imperative to minimize reflections. Short networks using slew rate limited transmitters do not need to be terminated, but terminations are recommended unless power dissipation is an overriding concern.

In point-to-point, or point-to-multipoint (single driver on a bus with multiple receivers) networks, terminate the main cable in its characteristic impedance (typically 120Ω) at the end farthest from the driver. In multireceiver applications, keep stubs connecting receivers to the main cable as short as possible. Multipoint (multidriver) systems require that the main cable be terminated in its characteristic impedance at both ends. Keep stubs connecting a transmitter or receiver to the main cable as short as possible.

Low Power Shutdown Mode

These BiCMOS receivers all use a fraction of the power required by their bipolar counterparts, but they also include a shutdown feature that reduces the already low quiescent I_{CC} to a microamp trickle. These devices enter shutdown only when all four receivers disable (see <u>"Truth Tables" on page 6</u>) for at least 600ns. The ISL32x73E types enter shutdown whenever EN is low and EN is high. The ISL32275E enters shutdown only if both EN12 and EN34 are low. Note that the ISL32275E enable time increases significantly when enabling from the shutdown condition.

The ISL32x77E enter the low power Shutdown mode if SHDNEN is high and all four Rx are disabled for at least 600ns. This is accomplished by driving EN low and $\overline{\text{EN}}$ high, or by driving all four ENX inputs low. Enable times increase if the IC was in shutdown, so if enable time is more important than SHDN supply current, tying the SHDNEN pin low defeats the low power shutdown feature. In this mode, the supply current drops to 1mA to 2mA when all four Rx are disabled, but the enable time of any Rx remains below 200ns.

Remember that all enable pins have pull-up resistors on them, so each pin that is low during shutdown adds up to 15μ A to the SHDN supply current. The shutdown supply current entries in the "Electrical Specifications" table on <u>page 8</u> include the resistor currents of the pins indicated to be in the low state.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.


DATE	REVISION	CHANGE
Jan 31, 2019	FN7529.5	Removed ISL32175E from datasheet - all parts Retired. Page 1 added Related Literature. Updated, added a note, and moved Typical Operating Circuits to page 2 Ordering Information table moved to page 3. Removed ISL32175E. Added tape and reel quantity column. Updated Note 1, and removed Note 2. Moved Typical Performance Curves after Test Circuits and Waveforms. Removed About Intersil section. Updated POD M16.15. Changes: Update graphics to new standard layout, removing the dimension table. Updated disclaimer to the new Renesas disclaimer.
Apr 25, 2016	FN7529.4	On page 1, under "Features", updated fourth bullet to "Low Part-to-Part Propagation Delay Tolerance (ISL3217xE) from ±4ns to 8ns (max)". Electrical spec table on page 8, change Receiver Short-circuit Current, 80Mbps Versions from ±155mA max to ±165mA max. On page 9, bottom table (3217x 80Mbps specs), change Receiver Input to Output Delay Min from 7ns to 6ns.
Mar 3, 2016	FN7529.3	Updated Ordering Information table on page 3.
Jul 27, 2015	FN7529.2	Updated entire datasheet applying Intersil's new standards. Updated Table 1 on page 4 by adding "No longer available or supported" statement to applicable base part. Updated the Ordering Information table on page 3 by adding "No longer available or supported" statement to applicable FG and removing ISL32275EFBZ and ISL32275EIVZ part numbers. Added Revision History and About Intersil sections.



Package Outline Drawings

For the most recent package outline drawing, see M16.15.

M16.15 (JEDEC MS-012-AC ISSUE C) 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 2, 11/17






L24.4x4C

24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 10/06

For the most recent package outline drawing, see <u>L24.4x4C</u>.





NOTES:


- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.




Thin Shrink Small Outline Package Family (TSSOP)









For the most recent package outline drawing, see MDP0044.

MDP0044

THIN SHRINK SMALL OUTLINE PACKAGE FAMILY

		MI				
SYMBOL	14 LD	16 LD	20 LD	24 LD	28 LD	TOLERANCE
Α	1.20	1.20	1.20	1.20	1.20	Max
A1	0.10	0.10	0.10	0.10	0.10	±0.05
A2	0.90	0.90	0.90	0.90	0.90	±0.05
b	0.25	0.25	0.25	0.25	0.25	+0.05/-0.06
с	0.15	0.15	0.15	0.15	0.15	+0.05/-0.06
D	5.00	5.00	6.50	7.80	9.70	±0.10
E	6.40	6.40	6.40	6.40	6.40	Basic
E1	4.40	4.40	4.40	4.40	4.40	±0.10
е	0.65	0.65	0.65	0.65	0.65	Basic
L	0.60	0.60	0.60	0.60	0.60	±0.15
L1	1.00	1.00	1.00	1.00	1.00	Reference
		·	·	·		Rev. F 2/07

NOTES:

- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- 2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per side.
- 3. Dimensions "D" and "E1" are measured at dAtum Plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.