

ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E

±40V Fault Protected, 3.3V to 5V, ±15V Common-Mode Range, RS-485/RS-422 Transceivers With Cable Invert and ±15kV ESD

FN7920 Rev.1.00 Feb 15, 2019

The <u>ISL32430E</u>, <u>ISL32432E</u>, <u>ISL32433E</u>, and <u>ISL32437E</u> are 3.3V to 5V powered, fault protected, extended common-mode range differential transceivers for balanced communication. The RS-485 bus pins, driver outputs and receiver inputs, are protected against overvoltages up to ± 40 V and against ± 15 kV ESD strikes. Additionally, these transceivers operate in environments with common-mode voltages up to ± 15 V (exceeds the RS-485 requirement), making this RS-485 family one of the most robust on the market.

The transmitters are RS-485 compliant with $V_{CC} \ge 4.5V$ and deliver a 1.1V differential output voltage into the RS-485 specified 54 Ω load even with V_{CC} = 3V.

The receiver (Rx) inputs feature a full fail-safe design that ensures a logic high Rx output if the Rx inputs are floating, shorted, or on a terminated but undriven (idle) bus. The Rx full fail-safe operation is maintained even when the Rx input polarity is switched (cable invert function on ISL32437E).

The ISL32437E includes a cable invert function that reverses the polarity of the Rx and Tx bus pins if the cable is misconnected during installation.

See <u>Table 1 on page 4</u> for key features and configurations by device number.

Related Literature

For a full list of related documents, visit our website:

 ISL32430E, ISL32432E, ISL32433E, ISL32435E, and ISL32437E device pages




FIGURE 1. EXCEPTIONAL ISL32433E RX OPERATES AT >1Mbps EVEN WITH ±15V COMMON-MODE VOLTAGE

Features

• Low quiescent supply current...... 2.1mA

• Ultra low shutdown supply current......10μΑ

Applications

· Pb-free (RoHS compliant)

- · Utility meters/automated meter reading systems
- · Air conditioning systems
- · Security camera networks
- · Building lighting and environmental control systems
- · Industrial/process control networks




FIGURE 2. TRANSCEIVERS DELIVER SUPERIOR COMMON-MODE RANGE vs STANDARD RS-485 DEVICES

Typical Operating Circuits




FIGURE 3. ISL32430E, ISL32433E FULL DUPLEX NETWORK




FIGURE 4. ISL32432E, ISL32435E HALF DUPLEX NETWORK




FIGURE 5. ISL32437E HALF DUPLEX NETWORK USING CABLE INVERT FUNCTION

Ordering Information

PART NUMBER (Notes 2, 3)	PART MARKING	TEMP. RANGE (°C)	TAPE AND REEL (Units) (Note 1)	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL32430EIBZ	ISL32430 EIBZ	-40 to +85	-	14 Ld SOIC	M14.15
ISL32430EIBZ-T	ISL32430 EIBZ	-40 to +85	2.5k	14 Ld SOIC	M14.15
ISL32430EIBZ-T7A	ISL32430 EIBZ	-40 to +85	250	14 Ld SOIC	M14.15
ISL32430EIUZ	2430E	-40 to +85	-	10 Ld MSOP	M10.118
ISL32430EIUZ-T	2430E	-40 to +85	2.5k	10 Ld MSOP	M10.118
ISL32430EIUZ-T7A	2430E	-40 to +85	250	10 Ld MSOP	M10.118
ISL32432EIBZ	32432 EIBZ	-40 to +85	-	8 Ld SOIC	M8.15
ISL32432EIBZ-T	32432 EIBZ	-40 to +85	2.5k	8 Ld SOIC	M8.15
ISL32432EIBZ-T7A	32432 EIBZ	-40 to +85	250	8 Ld SOIC	M8.15
ISL32432EIUZ	2432E	-40 to +85	-	8 Ld MSOP	M8.118
ISL32432EIUZ-T	2432E	-40 to +85	2.5k	8 Ld MSOP	M8.118
ISL32432EIUZ-T7A	2432E	-40 to +85	250	8 Ld MSOP	M8.118
ISL32433EIBZ	ISL32433 EIBZ	-40 to +85	-	14 Ld SOIC	M14.15
ISL32433EIBZ-T	ISL32433 EIBZ	-40 to +85	2.5k	14 Ld SOIC	M14.15
ISL32433EIBZ-T7A	ISL32433 EIBZ	-40 to +85	250	14 Ld SOIC	M14.15
ISL32433EIUZ	2433E	-40 to +85	-	10 Ld MSOP	M10.118
ISL32433EIUZ-T	2433E	-40 to +85	2.5k	10 Ld MSOP	M10.118
ISL32433EIUZ-T7A	2433E	-40 to +85	250	10 Ld MSOP	M10.118
ISL32435EIBZ	32435 EIBZ	-40 to +85	-	8 Ld SOIC	M8.15
ISL32435EIBZ-T	32435 EIBZ	-40 to +85	2.5k	8 Ld SOIC	M8.15
ISL32435EIBZ-T7A	32435 EIBZ	-40 to +85	250	8 Ld SOIC	M8.15
ISL32435EIUZ	2435E	-40 to +85	-	8 Ld MSOP	M8.118
ISL32435EIUZ-T	2435E	-40 to +85	2.5k	8 Ld MSOP	M8.118
ISL32435EIUZ-T7A	2435E	-40 to +85	250	8 Ld MSOP	M8.118
ISL32437EIBZ	32437 EIBZ	-40 to +85	-	8 Ld SOIC	M8.15
ISL32437EIBZ-T	32437 EIBZ	-40 to +85	2.5k	8 Ld SOIC	M8.15
ISL32437EIBZ-T7A	32437 EIBZ	-40 to +85	250	8 Ld SOIC	M8.15
ISL32437EIUZ	2437E	-40 to +85	-	8 Ld MSOP	M8.118
ISL32437EIUZ-T	2437E	-40 to +85	2.5k	8 Ld MSOP	M8.118
ISL32437EIUZ-T7A	2437E	-40 to +85	250	8 Ld MSOP	M8.118

- 1. See TB347 for details about reel specifications.
- These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate
 plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are
 MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), see the <u>ISL32430E</u>, <u>ISL32433E</u>, <u>ISL32433E</u>, <u>ISL32435E</u>, <u>ISL32437E</u> device pages. For more information about MSL, see <u>TB363</u>.




TABLE 4	CHAR	MADVAE	FEATURES
IABLE	L. SUMI	WART UF	FEATURES


PART NUMBER	HALF/FULL DUPLEX	DATA RATE (Mbps)	SLEW-RATE LIMITED?	EN PINS?	HOT PLUG	CABLE INVERT (INV) PIN?	QUIESCENT I _{CC} (mA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL32430E	Full	0.25	Yes	Yes	No	No	2.1	Yes	10, 14
ISL32432E	Half	0.25	Yes	Yes	No	No	2.1	Yes	8
ISL32433E	Full	1	Yes	Yes	No	No	2.1	Yes	10, 14
ISL32435E	Half	1	Yes	Yes	No	No	2.1	Yes	8
ISL32437E	Half	0.25	Yes	Tx Only	No	Yes	2.1	No	8

Pin Configurations


ISL32430E, ISL32433E (14 LD SOIC) TOP VIEW




ISL32432E, ISL32435E (8 LD SOIC, 8 LD MSOP) TOP VIEW



ISL32430E, ISL32433E (10 LD MSOP) TOP VIEW



ISL32437E (8 LD SOIC, 8 LD MSOP) TOP VIEW



Pin Descriptions

		PIN NU	MBER		
PIN NAME	ISL32430E, ISL32433E, 14 LD SOIC	ISL32430E, ISL32433E, 10 LD MSOP	ISL32432E, ISL32435E		FUNCTION
RO	2	1	1	1	Receiver output. For parts without the cable invert function, or if INV is low, then: If $A - B \ge -10$ mV, RO is high; if $A - B \le -200$ mV, RO is low. If INV is high, then: If $B - A \ge -10$ mV, RO is high; if $B - A \le -200$ mV, RO is low. In all cases, RO = High if A and B are unconnected (floating), or shorted together, or connected to an undriven, terminated bus (For example, Rx is always fail-safe open, shorted, and idle, even if polarity is inverted).
RE	3	2	2	N/A	Receiver output enable. R0 is enabled when \overline{RE} is low; R0 is high impedance when \overline{RE} is high. Internally pulled low.
DE	4	3	3	3	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high, and they are high impedance when DE is low. Internally pulled high.
DI	5	4	4	4	Driver input. For parts without the cable invert function, or if INV is low, a low on DI forces output Y low and output Z high, while a high on DI forces output Y high and output Z low. The output states, relative to DI, invert if INV is high.

Pin Descriptions (Continued)

		PIN NUMBER			
PIN NAME	ISL32430E, ISL32433E, 14 LD SOIC		ISL32432E, ISL32435E	ISL32437E	FUNCTION
GND	6, 7	5	5	5	Ground connection.
A/Y	N/A	N/A	6	6	± 40 V Fault Protected and ± 15 kV ESD protected RS-485/RS-422 I/O pin. For parts without the cable invert function, or if INV is low, A/Y is the non-inverting receiver input and non-inverting driver output. If INV is high, A/Y is the inverting receiver input and the inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
B/Z	N/A	N/A	7	7	± 40 V Fault Protected and ± 15 kV ESD protected RS-485/RS-422 I/O pin. For parts without the cable invert function, or if INV is low, B/Z is the inverting receiver input and inverting driver output. If INV is high, B/Z is the non-inverting receiver input and the non-inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
Α	12	9	N/A	N/A	±40V Fault Protected and ±15kV ESD protected RS-485/RS-422 non-inverting receiver input.
В	11	8	N/A	N/A	± 40 V Fault Protected and ± 15 kV ESD protected RS-485/RS-422 inverting receiver input.
Y	9	6	N/A	N/A	$\pm40\text{V}$ Fault Protected and $\pm15\text{kV}$ ESD protected RS-485/RS-422 non-inverting driver output.
Z	10	7	N/A	N/A	±40V Fault Protected and ±15kV ESD protected RS-485/RS-422 inverting driver output.
v_{cc}	14	10	8	8	System power supply input (3V to 5.5V).
INV	N/A	N/A	N/A	2	Receiver and driver Cable Invert (polarity selection) input. When driven high, this pin swaps the polarity of the driver output and receiver input pins. If unconnected (floating) or connected low, normal RS-485 polarity conventions apply. Internally pulled low.
NC	1, 8, 13	N/A	N/A	N/A	No Internal Connection.

Truth Tables

TRANSMITTING									
		OUTPUTS							
RE	DE DI INV (Note 4)			Y	Z				
Х	1	1	0	1	0				
х	1	0	0	0	1				
Х	1	1	1	0	1				
Х	1	0	1	1	0				
0	0	Х	Х	High-Z	High-Z				
1	0	Х	Х	High-Z*	High-Z*				

NOTES:

4. Parts without the INV pin follow the rows with INV = "0" and "X".

*Low Power Shutdown Mode (See Notes 13 and 18).

RECEIVING									
	INPUTS								
RE (Note 18)	DE (Half Duplex)	DE (Full Duplex)	A-B	INV (Note 4)	RO				
0	0	Х	≥ -0.0 1 V	0	1				
0	0	х	≤ -0.2V	0	0				
0	0	х	≤ 0.01V	1	1				
0	0	Х	≥ 0.2V	1	0				
0	0	х	Inputs Open or Shorted	Х	1				
1	0	0	х	х	High-Z*				
1	1	1	х	х	High-Z				

NOTE: *Low Power Shutdown Mode (See Notes 13 and 18).

Absolute Maximum Ratings

V _{CC} to Ground
Input Voltages
DI, DE, RE, INV0.3V to V _{CC} + 0.3V
Input/Output Voltages
A/Y, B/Z, A, B, Y, Z
A/Y, B/Z, A, B, Y, Z
(Transient Pulse Through 100Ω , Note 5) $\pm 60V$
RO0.3V to (V _{CC} +0.3V)
Short-Circuit Duration
Y, Z Indefinite
ESD Rating see <u>"ESD PERFORMANCE" on page 7</u>
Latch-Up (per JESD78, Level 2, Class A)+125°C

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
8 Ld SOIC Package (Notes 6, 7)	108	47
8 Ld MSOP Package (Notes 6, 7)	140	40
10 Ld MSOP Package (Notes 6, 7)	135	50
14 Ld SOIC Package (Notes 6, 7)	88	39
Maximum Junction Temperature (Plastic Packa	age)	+150°C
Maximum Storage Temperature Range		65°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

Recommended Operating Conditions

Supply Voltage (V _{CC})	3.3V or 5V
Temperature Range	40°C to +85°C
Bus Pin Common-Mode Voltage Range	15V to +15V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 5. Tested according to TIA/EIA-485-A, Section 4.2.6 (±60V for 15µs at a 1% duty cycle).
- 6. θ_{JA} is measured with the component mounted on a high-effective thermal conductivity test board in free air. See <u>TB379</u> for details.
- 7. For $\theta_{\mbox{\scriptsize JC}},$ the "case temp" location is taken at the package top center.

Electrical Specifications Test conditions: $V_{CC} = 3V$ to 3.6V and 4.5V to 5.5V; unless otherwise specified. Typical values are at the worst case of $V_{CC} = 5V$ or $V_{CC} = 3.3V$, V_{C

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (<u>Note 16</u>)	TYP	MAX (<u>Note 16</u>)	UNIT
DC CHARACTERISTICS				'		1		•
Driver Differential V _{OUT} (No load)	V _{OD1}			Full	-	-	v _{cc}	V
Driver Differential V _{OUT} (Loaded,	V _{OD2}	$R_L = 100\Omega (RS-422)$, V _{CC} ≥ 4.5V	Full	2	3	-	V
Figure 6A)		$R_L = 54\Omega (RS-485)$	V _{CC} ≥ 4.5V	Full	1.7	2.3	-	V
			V _{CC} = 3.3V	Full	1.35	1.42	-	V
			V _{CC} ≥ 3V	Full	1.1	1.3	-	V
Change in Magnitude of Driver Differential V _{OUT} for Complementary Output States	ΔV _{OD}	$R_L = 54\Omega$ or 100Ω (<u>Figure 6A</u>)		Full	-	-	0.2	V
Driver Differential V _{OUT} with Common-Mode Load (<u>Figure 6B</u>)	V _{OD3}	$R_L = 60\Omega$, $-15V \le V_{CM} \le 15V$, $V_{CC} \ge 4.5V$		Full	1.5	-	-	V
Driver Common-Mode V _{OUT} (Figure 6A)	v _{oc}	$R_L = 54\Omega$ or 100Ω		Full	-1	-	3	V
Change in Magnitude of Driver Common-Mode V _{OUT} for Complementary Output States	ΔV _{OC}	$R_L = 54\Omega \text{ or } 100\Omega \text{ (E}$	$R_L = 54\Omega \text{ or } 100\Omega \text{ (Figure 6A)}$		-	-	0.2	V
Driver Short-Circuit Current	I _{OSD}	DE = V _{CC} , -15V ≤ V _O	≤ 15V (<u>Note 10</u>)	Full	-250	-	250	mA
·	I _{OSD1}	At first foldback, 24\	/ ≤ V ₀ ≤ -24V	Full	-83	-	83	mA
•	I _{OSD2}	At second foldback,	35V ≤ V ₀ ≤ -35V	Full	-13	-	13	mA
Logic Input High Voltage	V _{IH}	DE, DI, RE, INV (See	DE, DI, RE, INV (See Figure 28)		2.35	-	-	V
Logic Input Low Voltage	V_{IL}	DE, DI, RE, INV		Full	-	-	0.8	V
Logic Input Current	I _{IN1}	DI		Full	-1	-	1	μΑ
		DE, RE, INV		Full	-15	6	15	μA



Electrical Specifications Test conditions: $V_{CC} = 3V$ to 3.6V and 4.5V to 5.5V; unless otherwise specified. Typical values are at the worst case of $V_{CC} = 5V$ or $V_{CC} = 3.3V$, $T_A = +25 ^{\circ}C$ (Note 8). Boldface limits apply across the operating temperature range, -40 $^{\circ}C$ to +85 $^{\circ}C$.

PARAMETER	SYMBOL	TEST CO	ONDITIONS	TEMP (°C)	MIN (<u>Note 16</u>)	ТҮР	MAX (<u>Note 16</u>)	UNIT
Input/Output Current (A/Y, B/Z)	I _{IN2}	DE = OV, V _{CC} = OV or	V _{IN} = 12V	Full	-	-	250	μΑ
		3.6V or 5.5V	V _{IN} = -7V	Full	-200	-	-	μΑ
			V _{IN} = ±15V	Full	-800	-	850	μΑ
			$V_{IN} = \pm 40V, (Note 17)$	Full	-6	-	6	mA
Input Current (A, B)	I _{IN3}	V _{CC} = 0V or 3.6V or	V _{IN} = 12V	Full	-	-	125	μΑ
(Full Duplex Versions Only)		5.5V	V _{IN} = -7V	Full	-100	-	-	μΑ
			V _{IN} = ±15V	Full	-500	-	500	μΑ
			V _{IN} = ±40V, (<u>Note 17</u>)	Full	-3	-	3	mA
Output Leakage Current (Y, Z)	l _{OZD}	$\overline{RE} = OV, DE = OV,$	V _{IN} = 12V	Full	-	-	200	μΑ
(Full Duplex Versions Only)		V _{CC} = 0V or 3.6V or 5.5V	V _{IN} = -7V	Full	-100	-	-	μΑ
			V _{IN} = ±15V	Full	-500	-	500	μΑ
			V _{IN} = ±40V, (<u>Note 17</u>)	Full	-3	-	3	mA
Receiver Differential Threshold	r Differential Threshold V _{TH}	-15V ≤ V _{CM} ≤ 15V,	V _{CC} ≤ 3.6V	Full	-200	-120	-10	mV
Voltage		(For ISL32437E only, A-B if INV = 0; B-A if INV = 1)	V _{CC} ≥ 4.5V	Full	-250	-180	-10	mV
Receiver Input Hysteresis	ΔV_{TH}	-15V ≤ V _{CM} ≤ 15V	1	+25	-	30	-	mV
Receiver Output High Voltage	V _{OH1}	V _{ID} = -10mV	$I_0 = -4mA, V_{CC} \ge 3V$	Full	2.4	-	-	٧
	V _{OH2}		I _O = -8mA, V _{CC} ≥ 4.5V	Full	2.4	-	-	٧
Receiver Output Low Voltage	V _{OL}	I ₀ = 4mA, V _{CC} ≥ 3V, V	/ _{ID} = -200mV	Full	-	-	0.4	٧
		I _O = 5mA, V _{CC} ≥ 4.5V	V _{ID} = -250mV	Full	-	-	0.4	V
Three-State (High Impedance) Receiver Output Current (<u>Note 18</u>)	I _{OZR}	$0V \le V_O \le V_{CC}$		Full	-1	0.01	1	μΑ
Receiver Short-Circuit Current	I _{OSR}	$0V \le V_0 \le V_{CC}$		Full	-	-	±115	mA
SUPPLY CURRENT	1							
No-Load Supply Current (Note 9)	Icc	$DE = V_{CC}, \overline{RE} = 0V \text{ or } V_{CC}$	V _{CC} , DI = 0V or V _{CC}	Full	-	2.1	4.5	mA
Shutdown Supply Current (Note 18)	I _{SHDN}	DE = OV, RE = V _{CC} , DI	= OV or V _{CC}	Full	-	10	35	μΑ
ESD PERFORMANCE								
All Pins		Human Body Model (Tested per JESD22-A114E)		+25	-	±8	-	kV
		Machine Model (Tested per JESD22-A	115-A)	+25	-	±700	-	V
RS-485 Pins (A, B, Y, Z,		Human Body Model,	Full Duplex	+25	-	±15	-	kV
A/Y, B/Z)		from Bus Pins to GND	Half Duplex	+25	-	±16.5	-	kV
DRIVER SWITCHING CHARACTERIS	STICS (250kb	pps Versions; ISL3243	0E, ISL32432E, ISL324	37E)				
Driver Differential Output Delay	t _{PLH} , t _{PHL}	$R_{D} = 54\Omega, C_{D} = 50pF$	(<u>Figure 7</u>)	Full	-	280	1000	ns
Driver Differential Output Skew	tskew	$R_D = 54\Omega$, $C_D = 50pF$	(Figure 7)	Full	-	4	100	ns
Driver Differential Rise or Fall Time	t _R , t _F	$R_D = 54\Omega$, $C_D = 50pF$	(Figure 7)	Full	250	650	1500	ns
Maximum Data Rate	f _{MAX}	C _D = 820pF (<u>Figure 9</u>))	Full	250	-	-	kbps
Driver Enable to Output High	t _{ZH}	SW = GND (<u>Figure 8</u>),	(<u>Note 11</u>)	Full	-	-	1600	ns
Driver Enable to Output Low	t _{ZL}	SW = V _{CC} (Figure 8), (Note 11)	Full	-	-	1600	ns

Electrical Specifications Test conditions: $V_{CC} = 3V$ to 3.6V and 4.5V to 5.5V; unless otherwise specified. Typical values are at the worst case of $V_{CC} = 5V$ or $V_{CC} = 3.3V$, $T_A = +25 \,^{\circ}\text{C}$ (Note 8). Boldface limits apply across the operating temperature range, -40 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$.

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (<u>Note 16</u>)	ТҮР	MAX (<u>Note 16</u>)	UNIT
Driver Disable from Output Low	t _{LZ}	SW = V _{CC} (<u>Figure 8</u>)	Full	-	-	300	ns
Driver Disable from Output High	t _{HZ}	SW = GND (Figure 8)		-	-	300	ns
Time to Shutdown	t _{SHDN}	(Notes 13, 18)		60	160	600	ns
Driver Enable from Shutdown to Output High	^t ZH(SHDN)	SW = GND (<u>Figure 8</u>), (<u>Notes 13</u> , <u>14</u> , <u>18</u>)	Full	-	-	3000	ns
Driver Enable from Shutdown to Output Low	t _{ZL(SHDN)}	SW = V _{CC} (Figure 8), (Notes 13, 14, 18)	Full	-	-	3000	ns
DRIVER SWITCHING CHARACTERIS	TICS (1Mbps	Versions; ISL32433E and ISL32435E)					,
Driver Differential Output Delay	t _{PLH} , t _{PHL}	$R_D = 54\Omega$, $C_D = 50pF (Figure 7)$	Full	-	70	200	ns
Driver Differential Output Skew	tskew	$R_D = 54\Omega$, $C_D = 50pF(Figure 7)$	Full	-	4	25	ns
Driver Differential Rise or Fall Time	t _R , t _F	$R_D = 54\Omega$, $C_D = 50pF (Figure 7)$	Full	50	130	300	ns
Maximum Data Rate	f _{MAX}	C _D = 820pF (<u>Figure 9</u>)	Full	1	-	-	Mbps
Driver Enable to Output High	t _{ZH}	SW = GND (<u>Figure 8</u>), (<u>Note 11</u>)	Full	-	-	300	ns
Driver Enable to Output Low	t _{ZL}	SW = V _{CC} (<u>Figure 8</u>), (<u>Note 11</u>)	Full	-	-	300	ns
Driver Disable from Output Low	t _{LZ}	SW = V _{CC} (Figure 8)	Full	-	-	300	ns
Driver Disable from Output High	t _{HZ}	SW = GND (<u>Figure 8</u>)	Full	-	-	300	ns
Time to Shutdown	tSHDN	(<u>Note 13</u>)	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	t _{ZH} (SHDN)	SW = GND (<u>Figure 8</u>), (<u>Notes 13</u> , <u>14</u>)	Full	-	-	3000	ns
Driver Enable from Shutdown to Output Low	t _{ZL(SHDN)}	SW = V _{CC} (<u>Figure 8</u>), (<u>Notes 13</u> , <u>14</u>)	Full	-	-	3000	ns
RECEIVER SWITCHING CHARACTER	RISTICS (250	kbps Versions; ISL32430E, ISL32432E, ISL3	2437E)				1
Maximum Data Rate	f _{MAX}	(<u>Figure 10</u>)	Full	250	-	-	kbps
Receiver Input to Output Delay	t _{PLH} , t _{PHL}	(Figure 10)	Full	-	240	325	ns
Receiver Skew t _{PLH} - t _{PHL}	tskd	(Figure 10)	Full	-	6	25	ns
Receiver Enable to Output Low	t _{ZL}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 11), (Notes 12, 18)	Full	-	-	80	ns
Receiver Enable to Output High	^t zH	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 11), (Notes 12, 18)	Full	-	-	80	ns
Receiver Disable from Output Low	t _{LZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 11), (Note 18)	Full	-	-	80	ns
Receiver Disable from Output High	t _{HZ}	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GND (<u>Figure 11</u>), (<u>Note 18</u>)	Full	-	-	80	ns
Time to Shutdown	tSHDN	(Notes 13, 18)	Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	^t ZH(SHDN)	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 11), (Notes 13, 15, 18)	Full	-	-	2500	ns
Receiver Enable from Shutdown to Output Low	t _{ZL(SHDN)}	$R_L = 1 k\Omega, C_L = 15 pF, SW = V_{CC} (Figure 11),$ $(Notes 13, 15, 18)$	Full	-	-	2500	ns
RECEIVER SWITCHING CHARACTER	RISTICS (1Mb	ps Versions; ISL32433E, ISL32435E)	1		1	<u> </u>	1
Maximum Data Rate	f _{MAX}	(<u>Figure 10</u>)	Full	1	-	-	Mbps
Receiver Input to Output Delay	t _{PLH} , t _{PHL}	(Figure 10)	Full	-	115	200	ns
Receiver Skew t _{PLH} - t _{PHL}	t _{SKD}	(Figure 10)	Full	-	4	20	ns


Electrical Specifications Test conditions: $V_{CC} = 3V$ to 3.6V and 4.5V to 5.5V; unless otherwise specified. Typical values are at the worst case of $V_{CC} = 5V$ or $V_{CC} = 3.3V$, V_{C


PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (<u>Note 16</u>)	TYP	MAX (<u>Note 16</u>)	UNIT
Receiver Enable to Output Low	^t ZL	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 11), (Note 12)	Full	-	-	80	ns
Receiver Enable to Output High	t _{ZH}	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GND (<u>Figure 11</u>), (<u>Note 12</u>)	Full	-	-	80	ns
Receiver Disable from Output Low	t _{LZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 11)	Full	-	-	80	ns
Receiver Disable from Output High	t _{HZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 11)	Full	-	-	80	ns
Time to Shutdown	t _{SHDN}	(<u>Note 13</u>)	Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	tzh(shdn)	$R_L = 1$ k Ω , $C_L = 15$ pF, SW = GND (Figure 11), (Notes 13, 15)	Full	-	-	2500	ns
Receiver Enable from Shutdown to Output Low	tzl(SHDN)	$R_L = 1$ k Ω , $C_L = 15$ pF, SW = V_{CC} (Figure 11), (Notes 13, 15)	Full	-	-	2500	ns

NOTES:

- 8. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 9. Supply current specification is valid for loaded drivers when DE = 0V.
- 10. Applies to peak current. See "Typical Performance Curves" beginning on page 11 for more information.
- 11. Keep RE = 0 to prevent the device from entering SHDN (does not apply to the ISL32437E).
- 12. The RE signal high time must be short enough (typically <100ns) to prevent the device from entering SHDN.
- 13. Transceivers are put into shutdown by bringing \overline{RE} high and DE low. If the inputs are in this state for less than 60ns, the parts are ensured not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are ensured to enter shutdown see ("Low Power Shutdown Mode" on page 16).
- 14. Keep RE = VCC, and set the DE signal low time >600ns to ensure that the device enters SHDN.
- 15. Set the RE signal high time >600ns to ensure that the device enters SHDN.
- 16. Compliance to data sheet limits is assured by one or more methods: production test, characterization and/or design.
- 17. See "Caution" statement below "Absolute Maximum Ratings" on page 6.
- 18. Does not apply to the ISL32437E. The ISL32437E has no Rx enable function, and thus no SHDN function.

Test Circuits and Waveforms









FIGURE 6B. V_{OD} WITH COMMON-MODE LOAD

FIGURE 6. DC DRIVER TEST CIRCUITS

Test Circuits and Waveforms (Continued)







FIGURE 7A. TEST CIRCUIT

FIGURE 7B. MEASUREMENT POINTS

FIGURE 7. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES



PARAMETER	OUTPUT	RE	DI	sw	C _L (pF)
t _{HZ}	Y/Z	Х	1/0	GND	50
t _{LZ}	Y/Z	Х	0/1	v _{cc}	50
t _{ZH}	Y/Z	0 (<u>Note 11</u>)	1/0	GND	100
t _{ZL}	Y/Z	0 (<u>Note 11</u>)	0/1	v _{cc}	100
t _{ZH(SHDN)}	Y/Z	1 (<u>Note 14</u>)	1/0	GND	100
t _{ZL(SHDN)}	Y/Z	1 (<u>Note 14</u>)	0/1	v _{cc}	100

3V DE 50% 50% 0V tzH, tzH(SHDN) OUTPUT HIGH Note 13 VOH OH - 0.5V OUT (Y, Z) 0V t_{ZL} , $t_{ZL}(SHDN)$ **Note 13** V_{CC} OUT (Y, Z) v_{OL} **OUTPUT LOW**

FIGURE 8A. TEST CIRCUIT

FIGURE 8B. MEASUREMENT POINTS

FIGURE 8. DRIVER ENABLE AND DISABLE TIMES




FIGURE 9A. TEST CIRCUIT





FIGURE 9B. MEASUREMENT POINTS

FIGURE 9. DRIVER DATA RATE

Test Circuits and Waveforms (Continued)







FIGURE 10A. TEST CIRCUIT

FIGURE 10B. MEASUREMENT POINTS

FIGURE 10. RECEIVER PROPAGATION DELAY AND DATA RATE



PARAMETER	DE	A	sw
t _{HZ}	0	+1.5V	GND
t _{LZ}	0	-1.5V	v _{cc}
t _{ZH} (Note 12)	0	+1.5V	GND
t _{ZL} (<u>Note 12</u>)	0	-1.5V	v _{cc}
t _{ZH(SHDN)} (Note 15)	0	+1.5V	GND
t _{ZL(SHDN)} (Note 15)	0	-1.5V	V _{CC}




FIGURE 11A. TEST CIRCUIT

FIGURE 11B. MEASUREMENT POINTS

FIGURE 11. RECEIVER ENABLE AND DISABLE TIMES

Typical Performance Curves T_A = +25°C; unless otherwise specified.




FIGURE 12. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 13. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE

Typical Performance Curves T_A = +25 °C; unless otherwise specified. (Continued)




FIGURE 14. SUPPLY CURRENT vs TEMPERATURE




FIGURE 16. BUS PIN CURRENT vs BUS PIN VOLTAGE




FIGURE 18. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL32430E, ISL32432E, ISL32437E)




FIGURE 15. RECEIVER OUTPUT CURRENT VS RECEIVER OUTPUT VOLTAGE




FIGURE 17. DRIVER OUTPUT CURRENT vs SHORT-CIRCUIT VOLTAGE




FIGURE 19. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL32430E, ISL32432E, ISL32437E)

Typical Performance Curves T_A = +25 °C; unless otherwise specified. (Continued)




FIGURE 20. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL32433E, ISL32435E)




FIGURE 22. ±15V RECEIVER PERFORMANCE (ISL32430E, ISL32437E)




FIGURE 24. V_{CC} = 3.3V, DRIVER AND RECEIVER WAVEFORMS (ISL32430E, ISL32437E)




FIGURE 21. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL32433E, ISL32435E)




FIGURE 23. ±15V RECEIVER PERFORMANCE (ISL32433E, ISL32435E)





FIGURE 25. V_{CC} = 3.3V, DRIVER AND RECEIVER WAVEFORMS (ISL32433E, ISL32435E)

Typical Performance Curves T_A = +25°C; unless otherwise specified. (Continued)



ΣΕΕΕΝΕΥ ΟΠΡΟΤΙΟΙ ΤΟ ΕΙΘΕΝΕΥ ΟΠΑΙΡΙΚΟ ΕΙΘΕΝΕΥ ΕΙΘΕ

FIGURE 26. V_{CC} = 5V, DRIVER AND RECEIVER WAVEFORMS (ISL32430E, ISL32432E, ISL32437E)

FIGURE 27. $V_{CC} = 5V$, DRIVER AND RECEIVER WAVEFORMS (ISL32433E, ISL32435E)




FIGURE 28. LOGIC INPUT HIGH VOLTAGE vs TEMPERATURE

Application Information

RS-485 and RS-422 are differential (balanced) data transmission standards used for long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard that allows only one driver and up to 10 receivers (assuming one-unit load devices) on each bus. RS-485 is a true multipoint standard that allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 specification requires that drivers must handle bus contention without sustaining any damage.

An important advantage of RS-485 is the extended Common-Mode Range (CMR) that specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000ft, so the wide CMR is necessary to handle ground potential differences and voltages induced in the cable by external fields.

A family of ruggedized RS-485 transceivers, the ISL3243xE devices improve on the RS-485 basic requirements and increase system reliability. The CMR increases to ± 15 V and the RS-485 bus pins (receiver inputs and driver outputs) include fault protection against voltages and transients up to ± 40 V. Additionally, the ± 15 kV to ± 16.5 kV built-in ESD protection complements the fault protection.

Receiver (Rx) Features

The ISL3243xE devices use a differential input receiver for maximum noise immunity and common-mode rejection. Input sensitivity is better than ± 200 mV (3.3V operation) as required by the RS-422 and RS-485 specifications.

The receiver input (load) current surpasses the RS-422 specification of 3mA and is four times lower than the RS-485 Unit Load (UL) requirement of 1mA maximum; therefore, these products are known as one-quarter UL transceivers. There can be up to 128 of these devices on a network while still complying with the RS-485 loading specification.

The receivers functions with common-mode voltages as great as ± 15 V, so they are ideal for industrial or long networks where induced voltages are a realistic concern.

All the receivers include a full fail-safe function that ensures a high-level receiver output if the receiver inputs are unconnected (floating), shorted together, or connected to a terminated bus with all the transmitters disabled (an idle bus).

The receivers easily meet the data rates supported by the corresponding driver, and most receiver outputs are three-statable using the active low $\overline{\text{RE}}$ input.

The Rx in the 250kbps (ISL32430E, ISL32432E, and ISL32437E) and 1Mbps versions (ISL32433E and ISL32435E) include noise filtering circuitry to reject high-frequency signals. The ISL32433E and ISL32435 typically reject pulses narrower than 50ns (equivalent to 20Mbps). The ISL32430E, ISL32432E, and ISL32437E Rx reject pulses below 150ns (6.7Mbps).

Driver (Tx) Features

The RS-485 and RS-422 drivers are differential output devices that deliver at least 1.7V across a 54Ω load (RS-485), and at least 2V across a 100Ω load (RS-422) with $V_{CC} \geq 4.5V$. The drivers feature low propagation delay skew to maximize bit width, and to minimize EMI. All drivers are three-statable using the active high DE input.

The 250kbps and 1Mbps driver outputs are slew rate limited to minimize EMI and reflections in unterminated or improperly terminated networks.

High Overvoltage (Fault) Protection Increases Ruggedness

The ±40V fault protection (referenced to the IC GND) on the RS-485 pins makes these transceivers some of the most rugged on the market. This level of protection makes the ISL3243xE family perfect for applications where power (such as 24V supplies) must be routed in the conduit with the data lines or for outdoor applications where large transients are likely to occur. When power is routed with the data lines, even a momentary short between the supply and data lines destroys an unprotected device. The ±40V fault levels of this family are at least three times higher than the levels specified for standard RS-485 ICs. The ISL3243xE's protection is active whether the Tx is enabled or disabled, and even if the IC is powered down or VCC and Ground are floating.

If transients or voltages (including overshoots and ringing) greater than ±50V are possible, additional external protection is required. Use a protection device with the lowest clamping voltage acceptable for the application, and note, TVS type devices typically clamp 5V to 10V above the designated stand-off voltage (such as a "45V TVS" clamps between 50V and 55V).

Wide Common-Mode Voltage (CMV) Tolerance Improves Operating Range

RS-485 networks, operating in industrial complexes or over long distances, are susceptible to large CMV variations. Either of these operating environments can suffer from large node-to-node ground potential differences or CMV pickup from external electromagnetic sources; devices with only the minimum required +12V to -7V CMR can malfunction. The ISL3243xE's extended ±15V CMR allows for operation in environments that would overwhelm lesser transceivers. Additionally, the Rx does not phase invert (erroneously change state) even with CMVs of ±20V or differential voltages as large as 40V.



Cable Invert (Polarity Reversal) Function

Large node count RS-485 networks are commonly wired backwards during installation. When this happens, the node is unable to communicate over the network. When technicians find the miswired node, they must rewire the connector, which is time consuming.

The ISL32437E simplifies this task by including a cable invert pin (INV) that allows the technician to invert the polarity of the Rx input and the Tx output pins simply by moving a jumper to change the state of the invert pin. When the invert pin is low, the IC operates like any standard RS-485 transceiver, and the bus pins have their normal polarity definition of A and Y being noninverting and B and Z being inverting. With the invert pin high, the corresponding bus pins reverse their polarity, so B and Z are now noninverting while A and Y become inverting.

This unique cable invert function is superior to that found on competing devices, because the Rx full fail-safe function is maintained even when the Rx polarity is reversed. Competitor devices implement the Rx invert function simply by inverting the Rx output. Therefore, with the Rx inputs floating or shorted together, the Rx appropriately delivers a logic 1 in normal polarity but outputs a logic low when the IC is operated in the inverted mode. The innovative Renesas Rx design ensures that the Rx output remains high with the Rx inputs floating or shorted together ($V_{\rm ID}$ = 0V), regardless of the state of the invert pin.

Data Rate, Cables, and Terminations

RS-485/RS-422 are intended for network lengths up to 4000ft, but the maximum system data rate decreases as the transmission length increases. The ISL32433E and ISL32435E can operate at full data rates of 1Mbps with lengths up to 800ft (244m). Jitter is the limiting parameter at this faster data rate, so employing encoded data streams (such as Manchester coded or Return-to-Zero) can allow increased transmission distances. The ISL32430E, ISL32432E, and ISL32437E can operate at 115kbps or less at the full 4000ft (1220m) distance or at 250kbps for lengths up to 3000ft (915m). DC cable attenuation is the limiting parameter, so using better quality cables (such as 22 AWG) can allow increased transmission distance.

Use a twisted pair cable for RS-485/RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common-mode signals that are effectively rejected by the differential receivers in these ICs.

Short networks using the ISL32430E, ISL32432E, and ISL32437E do not need to be terminated; however, terminations are recommended unless power dissipation is an overriding concern.

In point-to-point or point-to-multipoint networks (single driver on bus like RS-422), terminate the main cable in its characteristic impedance (typically $120\Omega)$ at the end farthest from the driver. In multi-receiver applications, keep stubs connecting receivers to the main cable as short as possible. Multipoint (multi-driver) systems require that the main cable is terminated in its characteristic impedance at both ends. Keep stubs connecting a transceiver to the main cable as short as possible.

Built-In Driver Overload Protection

The RS-485 specification requires that drivers survive worst case bus contentions undamaged. These transceivers meet this requirement using driver output short-circuit current limits and on-chip thermal shutdown circuitry.

The driver output stages incorporate a double fold-back short-circuit current limiting scheme ensuring that the output current never exceeds the RS-485 specification even at the common-mode and fault-condition voltage range extremes. The first foldback current level ($\approx 83 \text{mA}$) is set to ensure that the driver never folds back when driving loads with common-mode voltages up to $\pm 15 \text{V}$. The very low, second foldback current setting ($\approx 13 \text{mA}$) minimizes power dissipation if the Tx is enabled when a fault occurs.

In the event of a major short-circuit condition, The ISL3243xE's thermal shutdown feature disables the drivers whenever the die temperature becomes excessive. Thermal shutdown eliminates the power dissipation allowing the die to cool. The drivers automatically re-enable after the die temperature drops about +15°C. If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. The receivers stay operational during thermal shutdown.

Low Power Shutdown Mode

These BiCMOS transceivers all use a fraction of the power required by competitive devices, but they (excluding ISL32437E) also include a shutdown feature that reduces the already low quiescent I_{CC} to a 10µA trickle. The ISL3243xE family enter shutdown whenever the receiver and driver are simultaneously disabled (\overline{RE} = V_{CC} and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less than 60ns ensures that the transceiver does not enter shutdown.

Note that receiver and driver enable times increase when the transceiver enables from shutdown. See <u>Notes 11</u> through <u>15</u> on <u>page 9</u> for more information.

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND

PROCESS:

Si Gate BiCMOS



Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
Feb 15, 2019	FN7920.1	Updated links throughout document. Updated Related Literature section. Updated ordering information table by adding all tape and reel information and updating notes. Updated last sentence in first paragraph in "High Overvoltage (Fault) Protection Increases Ruggedness" on page 15. Removed Products section. Updated disclaimer.
Mar 1, 2012	FN7920.0	Initial Release


Package Outline Drawings


For the most recent package outline drawing, see M8.118.


M8.118


8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE


Rev 4, 7/11












TYPICAL RECOMMENDED LAND PATTERN


- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in () are for reference only.


M8.15


8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev $\mathbf{4}, \mathbf{1/12}$

For the most recent package outline drawing, see M8.15.










- 19. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Package length does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 21. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 22. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 23. Terminal numbers are shown for reference only.
- 24. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 25. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 26. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

M10.118


10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE Rev 1, 4/12


For the most recent package outline drawing, see M10.118.




1.10 MAX
SIDE VIEW 2
0.09 - 0.20

TOP VIEW









- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-BA and AMSEY14.5m-1994.
- Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in () are for reference only.

M14.15


14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 1, 10/09


For the most recent package outline drawing, see M14.15.






TOP VIEW







- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 3. Datums A and B to be determined at Datum H.
- 4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of lead width at maximum condition.
- 7. Reference to JEDEC MS-012-AB.