RENESAS

ISL4270E

QFN Packaged, ±15kV ESD Protected, +3V to +5.5V, 300nA, 250kbps, RS-232 Transceivers with Enhanced Automatic Powerdown and a Separate Logic Supply

The ISL4270E is a 3.0V to 5.5V powered RS-232 transceiver that meets EIA/TIA-232 and V.28/V.24 specifications, even at V_{CC} = 3.0V. It provides ±15kV ESD protection (IEC61000-4-2 Air Gap and Human Body Model) on transmitter outputs and receiver inputs (RS-232 pins). Targeted applications are notebook and laptop computers where the low operational power consumption and even lower standby power consumption is critical. Efficient on-chip charge-pumps coupled with manual and enhanced automatic powerdown functions reduce the standby supply current to a 300nA trickle. The 5mmx5mm Quad Flat No-Lead (QFN) packaging and the use of small, low value capacitors ensure board space savings. Data rates greater than 250kbps are ensured at worst case load conditions.

The ISL4270E features a V_L pin that adjusts the logic pin output levels and input thresholds to values compatible with the V_{CC} powering the external logic (for example, a UART).

This device includes an enhanced automatic powerdown function that powers down the on-chip power-supply and driver circuits. Automatic powerdown occurs when all receiver and transmitter inputs detect no signal transitions for a period of 30 seconds. The ISL4270E automatically powers back up whenever it senses a transition on any transmitter or receiver input.

<u>Table 1</u> summarizes the features of the ISL4270E. Application Note <u>AN9863</u> summarizes the features of each device comprising the 3V RS-232 family.

Related Literature

For a full list of related documents, visit our website:

ISL4270E device page

Table 1.	Summarv	of Features
	•••••	or i outuroo

Features

- Available in near chip scale QFN (5mmx5mm) package
- V_L supply pin for compatibility with mixed voltage systems
- ESD protection for RS-232 I/O pins to ±15kV (IEC61000)
- Manual and enhanced automatic powerdown features
- Meets EIA/TIA-232 and V.28/V.24 specifications at 3V
- On-chip charge pumps require only four external 0.1µF capacitors
- · Receivers stay active in powerdown
- Very low supply current: 300µA
- Guaranteed minimum data rate: 50kbps
- Wide power supply range: single +3V to +5.5V
- · Low supply current in powerdown state: 300nA
- Pb-free (RoHS compliant)

Applications

- Any system requiring RS-232 communication ports
 - Battery powered, hand-held, and portable equipment
 - Industrial laptops, Palmtops, and PDAs
 - \circ Digital cameras

Part Number	No. of	No. of	Data Rate	Rx. Enable	V _L Logic	Manual	Enhanced Automatic
	Tx.	Rx.	(kbps)	Function?	Supply Pin?	Powerdown?	Powerdown Function?
ISL4270E	3	3	250	No	Yes	Yes	Yes



ISL4270E


Contents

1.	Overview	3
1.1	Typical Operating Circuit	3
1.2	Ordering Information	3
1.3	Pinout	4
1.4	Pin Descriptions	4
2.	Specifications	5
2.1	Absolute Maximum Ratings	
2.2	Thermal Information.	
2.3	Recommended Operating Conditions	
2.4	Electrical Specifications	
3.	Typical Performance Curves.	
4.	Application Information.	
4.1	Charge Pump.	
	1.1 Charge Pump Abs Max Ratings	
4.2		
4.3		
4.4	Low Power Operation	
4.5	Powerdown Functionality	
4.6	Software Controlled (Manual) Powerdown	
4.7	Enhanced Automatic Powerdown	
4.8	Emulating Standard Automatic Powerdown.	
4.9	Hybrid Automatic Powerdown Options	
4.10	5 11 5 1	
4.11		
4.12		
4.13		
4.14	1 5	
4.15	5	
4.16	6 Interconnection with 3V and 5V Logic	18
5.	±15kV ESD Protection	19
5.1	Human Body Model (HBM) Testing	19
5.2	IEC61000-4-2 Testing	19
5.	2.1 Air-Gap Discharge Test Method.	19
5.	2.2 Contact Discharge Test Method	19
6.	Die Characteristics	20
7.	Revision History	21
8.	Package Outline Drawing	22



1. Overview

1.1 Typical Operating Circuit



1.2 Ordering Information

Part Number (<u>Notes 2</u> , <u>3</u>)	Part Marking	Temp. Range (°C)	Tape and Reel (Units) (<u>Note 1</u>)	Package	Pkg. Dwg. #
ISL4270EIRZ	ISL4270 EIRZ	-40 to +85	-	32 Ld QFN (Pb-free)	L32.5x5B
ISL4270EIRZ-T	ISL4270 EIRZ	-40 to +85	6k	32 Ld QFN (Pb-free)	L32.5x5B

Notes:


1. See <u>TB347</u> for details about reel specifications.

2. These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu-Ag plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), see the <u>ISL4270E</u> device page. For more information about MSL, see <u>TB363</u>.



1.3 Pinout



1.4 Pin Descriptions

Pin Name	Description
NC	No connect.
C2+	External capacitor (voltage inverter) is connected to this lead.
C2-	External capacitor (voltage inverter) is connected to this lead.
V-	Internally generated negative transmitter supply (-5.5V).
Τ _{IN}	TTL/CMOS compatible transmitter inputs. The switching point is a function of the V_L voltage.
INVALID	Active low output that indicates if no valid RS-232 levels are present on any receiver input. Swings between GND and V_L .
FORCEON	Active high input to override automatic powerdown circuitry, which keeps transmitters active ($\overline{\text{FORCEOFF}}$ must be high). The switching point is a function of the V _L voltage.
R _{OUT}	TTL/CMOS level receiver outputs. Swings between GND and V_L .
VL	Logic-level supply. All TTL/CMOS inputs and outputs are powered by this supply.
R _{IN}	±15kV ESD protected, RS-232 compatible receiver inputs.
T _{OUT}	±15kV ESD protected, RS-232 level (nominally ±5.5V) transmitter outputs.
GND	Ground connection. This is also the potential of the thermal pad (PD).
V _{CC}	System power supply input (3.0V to 5.5V).
FORCEOFF	Active low to shut down transmitters and on-chip power supply. This overrides any automatic circuitry and FORCEON (see <u>Table 5 on page 12</u>). The switching point is a function of the V_L voltage.
C1+	External capacitor (voltage doubler) is connected to this lead.
V+	Internally generated positive transmitter supply (+5.5V).
C1-	External capacitor (voltage doubler) is connected to this lead.
PD	Exposed thermal pad. Connect to GND.



2. Specifications

2.1 Absolute Maximum Ratings

Parameter	Minimum	Maximum	Unit
V _{CC} to Ground	-0.3	6	V
V _L to Ground	-0.3	7	V
V+ to Ground	-0.3	7	V
V- to Ground	+0.3	-7	V
V+ to V-	14	14	V
Input Voltages	I		ł
T _{IN} , FORCEON, FORCEOFF	-0.3	6	V
R _{IN}		±25	V
Output Voltages	i		•
T _{OUT}		±13.2	V
R _{OUT} , INVALID	-0.3	V _L +0.3	V
Short Circuit Duration			1
T _{OUT}		Continuous	-
ESD Rating	See <u>"ESD Performance" on pa</u>	<u>ge 7</u>	1

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

2.2 Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ _{JC} (°C/W)		
32 Ld QFN Package (<u>Notes 4, 5</u>)	30	2.2		

Notes:

4. θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See <u>TB379</u> and <u>TB389</u>.

5. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside..

Parameter	Minimum	Maximum	Unit	
Maximum Junction Temperature		+150	°C	
Maximum Storage Temperature Range	-65	+150	°C	
Pb-Free Reflow Profile	see <u>TB493</u>			

2.3 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Temperature Range	-40	+85	°C



2.4 Electrical Specifications

Test conditions: V_{CC} = 3V to 5.5V, $C_1 - C_4$ = 0.1µF, $V_L = V_{CC}$; unless otherwise specified.	Typicals are at $T_A = 25^{\circ}C$, $V_{CC} = V_L = 3.3V$
---	---

Parameter	Test Condi	tions	Temp (°C)	Min <u>Note 7</u>	Тур	Max <u>Note 7</u>	Unit
DC Characteristics							
Supply Current, Automatic Powerdown	All R _{IN} Open, FORCEON = GN	ND, $\overline{\text{FORCEOFF}} = V_{CC}$	25	-	0.3	5	μΑ
Supply Current, Powerdown	FORCEOFF = GND		25	-	0.3	5	μA
Supply Current, Automatic Powerdown Disabled	All Outputs U <u>nloaded,</u> FORCEON = FORCEOFF = V _{CC} , V _{CC} = 3.15V		25	-	0.3	1	mA
Logic and Transmitter Inputs	5						
Input Logic Threshold Low	T _{IN} , FORCEON, FORCEOFF	V _L = 3.3V or 5V	Full	-	-	0.8	V
		V _L = 2.5V	Full	-	-	0.6	V
Input Logic Threshold High	T _{IN} , FORCEON, FORCEOFF	V _L = 5V	Full	2.4	-	-	V
		V _L = 3.3V	Full	2.0	-	-	V
		V _L = 2.5V	Full	1.4	-	-	V
		V _L = 1.8V	25	-	0.9	-	V
Transmitter Input Hysteresis	· · · · ·		25	-	0.5	-	V
Input Leakage Current	T _{IN} , FORCEON, FORCEOFF		Full	-	±0.01	±1.0	μA
Receiver Outputs						l	
Output Voltage Low	I _{OUT} = 1.6mA		Full	-	-	0.4	V
Output Voltage High	I _{OUT} = -1.0mA		Full	V _L - 0.6	V _L - 0.1	-	V
Receiver Inputs					I		<u> </u>
Input Voltage Range			Full	-25	-	25	V
Input Threshold Low	$V_{CC} = V_L = 5.0V$		25	0.8	1.5	-	V
	$V_{\rm CC} = V_{\rm L} = 3.3V$		25	0.6	1.2	-	V
Input Threshold High	$V_{CC} = V_{L} = 5.0V$		25	-	1.8	2.4	V
	$V_{CC} = V_{L} = 3.3V$		25	-	1.5	2.4	V
Input Hysteresis			25	-	0.5	-	V
Input Resistance			25	3	5	7	kΩ
Transmitter Outputs							<u>.</u>
Output Voltage Swing	All Transmitter Outputs Loaded	d with 3kΩ to Ground	Full	±5.0	±5.4	-	V
Output Resistance	$V_{CC} = V + = V - = 0V$, Transmitte	er Output = ±2V	Full	300	10M	-	Ω
Output Short-Circuit Current	V _{OUT} = 0V		Full	-	±35	±60	mA
Output Leakage Current	$V_{OUT} = \pm 12V$, $V_{CC} = 0V$ or $3V$ Automatic Powerdown or FOR	to 5.5V CEOFF = GND	Full	-	-	±25	μA
Enhanced Automatic Power	l down (FORCEON = GND, FOR	CEOFF = V _{CC})	1	L	1	I	<u> </u>
Receiver Input Thresholds to INVALID High	See <u>Figure 11</u>		Full	-2.7	-	2.7	V
Receiver Input Thresholds to INVALID Low	See <u>Figure 11</u>		Full	-0.3	-	0.3	V
INVALID Output Voltage Low	I _{OUT} = 1.6mA		Full	-	-	0.4	V
INVALID Output Voltage High	I _{OUT} = -1.0mA		Full	V _L - 0.6	-	-	V
Receiver Pos <u>itive or N</u> egative Threshold to INVALID High Delay (t _{INVH})	See Figure 13		25	-	1	-	μs



Parameter	Test Condi	tions	Temp (°C)	Min <u>Note 7</u>	Тур	Max <u>Note 7</u>	Unit
Receiver Positive or Negative Threshold to $\overline{\text{INVALID}}$ Low Delay (t_{INVL})	See Figure 13		25	-	30	-	μs
Receiver or Transmitter Edge to Transmitters Enabled Delay (t _{WU})	Note 6, see Figure 13		25	-	100	-	μs
Receiver or Transmitter Edge to Transmitters Disabled Delay (t _{AUTOPWDN})	Note 6, see Figure 13		Full	15	30	60	S
Timing Characteristics							
Maximum Data Rate	$R_L = 3k\Omega$, $C_L = 1000pF$, One Transmitter Switching		Full	250	500	-	kbps
Receiver Propagation Delay	Receiver Input to Receiver Output, $C_L = 150pF$	t _{PHL}	25	-	0.15	-	μs
		t _{PLH}	25	-	0.15	-	μs
Time to Exit Powerdown	T _X V _{OUT} ≥ 3.7V	·	25	-	100	-	μs
Transmitter Skew	t _{PHL} - t _{PLH}		25	-	100	-	ns
Receiver Skew	t _{PHL} - t _{PLH}		25	-	50	-	ns
Transition Region Slew Rate	V _{CC} = 3.3V,	C _L = 150pF to 1000pF	25	6	18	30	V/µs
	$R_L = 3k\Omega$ to $7k\Omega$, Measured From 3V to -3V or -3V to 3V	C _L = 150pF to 2500pF	25	4	13	30	V/µs
ESD Performance							
RS-232 Pins (T _{OUT} , R _{IN})	Human Body Model		25	-	±15	-	kV
	IEC61000-4-2 Air Gap Dischar	ge	25	-	±15	-	kV
	IEC61000-4-2 Contact Dischar	ge	25	-	±8	-	kV

Test conditions: V_{CC} = 3V to 5.5V, $C_1 - C_4$ = 0.1µF, $V_L = V_{CC}$; unless otherwise specified. Typicals are at T_A = 25°C, $V_{CC} = V_L$ = 3.3V

Notes:

6. An edge is defined as a transition through the transmitter or receiver input thresholds.

7. Parameters with Min and/or Max limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.



3. Typical Performance Curves

 $V_{CC} = V_{L} = 3.3V, T_{A} = 25^{\circ}C$




Figure 1. Transmitter Output Voltage vs Load Capacitance




Figure 3. Supply Current vs Load Capacitance When Transmitting Data




Figure 2. Slew Rate vs Load Capacitance




Figure 4. Supply Current vs Supply Voltage



V_{CC} = V_L = 3.3V, T_A = 25 $^\circ C$ (Continued)




Figure 5. V_L Supply Current vs V_L Voltage



4. Application Information

The ISL4270E operates from a single +3V to +5.5V supply, ensures a 250kbps minimum data rate, requires only four small external 0.1μ F capacitors, features low power consumption, and meets all EIA RS-232C and V.28 specifications.

4.1 Charge Pump

The ISL4270E uses regulated on-chip dual charge pumps as voltage doublers, and voltage inverters to generate ± 5.5 V transmitter supplies from a V_{CC} supply as low as 3.0V. These voltages allow the ISL4270E to maintain RS-232 compliant output levels over the $\pm 10\%$ tolerance range of 3.3V powered systems. The efficient on-chip power supplies require only four small, external 0.1μ F capacitors for the voltage doubler and inverter functions over the full V_{CC} range; other capacitor combinations can be used as shown in <u>Table 6 on page 16</u>. The charge pumps operate discontinuously (turning off as soon as the V+ and V- supplies are pumped up to the nominal values) and provide significant power savings.

4.1.1 Charge Pump Abs Max Ratings

The ISL4270E is fully characterized for 3.0V to 3.6V operation and at critical points for 4.5V to 5.5V operation. Furthermore, load conditions were favorable using static logic states only.

The specified maximum values for V+ and V- are +7V and -7V, respectively. These limits apply for V_{CC} values set to 3.0V and 3.6V (see <u>Table 2</u>). For V_{CC} values set to 4.5V and 5.5V, the maximum values for V+ and V- can approach +9V and -7V, respectively (<u>Table 3 on page 11</u>). The breakdown characteristics for V+ and V- were measured with \pm 13V.

	C ₂ , C ₃ , C ₄ (μF)	Load	T1IN	V+	(V)	V- (V)	
C ₁ (μF)			(Logic State)	V _{CC} = 3.0V	V _{CC} = 3.6V	V _{CC} = 3.0V	V _{CC} = 3.6V
0.1	0.1	Open	Н	5.80	6.56	-5.60	-5.88
			L	5.80	6.56	-5.60	-5.88
			2.4kbps	5.80	6.56	-5.60	-5.88
		3kΩ // 1000pF	Н	5.88	6.60	-5.56	-5.92
			L	5.76	6.36	-5.56	-5.76
			2.4kbps	6.00	6.64	-5.64	-5.96
0.047	0.33	Open	Н	5.68	6.00	-5.60	-5.60
			L	5.68	6.00	-5.60	-5.60
			2.4kbps	5.68	6.00	-5.60	-5.60
		3kΩ // 1000pF	Н	5.76	6.08	-5.64	-5.64
			L	5.68	6.04	-5.60	-5.60
			2.4kbps	5.84	6.16	-5.64	-5.72
1	1	Open	Н	5.88	6.24	-5.60	-5.60
			L	5.88	6.28	-5.60	-5.64
			2.4kbps	5.80	6.20	-5.60	-5.60
		3kΩ // 1000pF	Н	5.88	6.44	-5.64	-5.72
			L	5.88	6.04	-5.64	-5.64
			2.4kbps	5.92	6.40	-5.64	-5.64

Table 2. V+ and V- Values for V_{CC} = 3.0V to 3.6V



			T1IN	V+	(V)	V- (V)		
C ₁ (μF)	C ₂ , C ₃ , C ₄ (μF)	Load	(Logic State)	V _{CC} = 4.5V	V _{CC} = 5.5V	V _{CC} = 4.5V	V _{CC} = 5.5V	
0.1	0.1	Open	Н	7.44	8.48	-6.16	-6.40	
			L	7.44	8.48	-6.16	-6.44	
			2.4kbps	7.44	8.48	-6.17	-6.44	
		3kΩ // 1000pF	Н	7.76	8.88	-6.36	-6.72	
			L	7.08	8.00	-5.76	-5.76	
			2.4kbps	7.76	8.84	-6.40	-6.64	
0.047	0.33	Open	Н	6.44	6.88	-5.80	-5.88	
			L	6.48	6.88	-5.84	-5.88	
			2.4kbps	6.44	6.88	-5.80	-5.88	
		3kΩ // 1000pF	Н	6.64	7.28	-5.92	-6.04	
			L	6.24	6.60	-5.52	-5.52	
			2.4kbps	6.72	7.16	-5.92	-5.96	
1	1	Open	Н	6.84	7.60	-5.76	-5.76	
			L	6.88	7.60	-5.76	-5.76	
			2.4kbps	6.92	7.56	-5.72	-5.76	
		3kΩ // 1000pF	Н	7.28	8.16	-5.80	-5.92	
			L	6.44	6.84	-5.64	-6.84	
			2.4kbps	7.08	7.76	-5.80	-5.80	

Table 3. V+ and V- Values for V_{CC} = 4.5V to 5.5V

The resulting new maximum voltages at V+ and V- are listed in Table 4.

Table 4. New Measured Withstanding Voltages

V+, V- to Ground	±13V		
V+ to V-	20V		

4.2 Transmitters

The transmitters are proprietary, low dropout, inverting drivers that translate TTL/CMOS inputs to EIA/TIA-232 output levels. These transmitters are coupled with the on-chip $\pm 5.5V$ supplies to deliver true RS-232 levels across a wide range of single supply system voltages.

All transmitter outputs disable and assume a high impedance state when the device enters the powerdown mode (see <u>Table 5 on page 12</u>). The outputs can be driven to $\pm 12V$ when disabled.

All devices ensure a 250kbps data rate for full load conditions (3k Ω and 1000pF), V_{CC} ≥ 3.0V, with one transmitter operating at full speed. Under more typical conditions of V_{CC} ≥ 3.3V, R_L = 3k Ω , and C_L = 250pF, one transmitter easily operates at 1.25Mbps.

The transmitter input threshold is set by the voltage applied to the V_L supply pin. Transmitter inputs float if they are unconnected (there are no pull-up resistors), and may cause I_{CC} increases. Connect unused inputs to GND for the best performance.

4.3 Receivers

The ISL4270E contains standard inverting receivers that convert RS-232 signals to CMOS output levels and accept inputs up to $\pm 25V$ while presenting the required $3k\Omega$ to $7k\Omega$ input impedance (see Figure 6 on page 12) even if the power is off (V_{CC} = 0V). The receivers' Schmitt trigger input stage uses hysteresis to increase noise immunity and decrease errors due to slow input signal transitions. Receiver outputs swing from GND to V_L and do not tristate in powerdown (see Table 5).






Figure 6. Receiver Connections

4.4 Low Power Operation

The 3V ISL4270E requires a nominal supply current of 0.3mA, even at V_{CC} = 5.5V during normal operation (not in powerdown mode). This supply current is considerably less than the 11mA current required by comparable 5V RS-232 devices, which allows you to reduce system power by replacing the old device with the ISL4270E in new designs.

4.5 Powerdown Functionality

The already low current requirement drops significantly when the device enters powerdown mode. In powerdown, supply current drops to 1 μ A because the on-chip charge pump turns off (V+ collapses to V_{CC}, V- collapses to GND), and the transmitter outputs tristate. This micro-power mode makes the ISL4270E ideal for battery powered and portable applications.

4.6 Software Controlled (Manual) Powerdown

The ISL4270E allows you to force the IC into the low power, standby state, and uses a two pin approach where the FORCEON and FORCEOFF inputs determine the IC's mode. For always enabled operation, FORCEON and FORCEOFF are both strapped high. Under logic or software control, only the FORCEOFF input needs to be driven to switch between active and powerdown modes. The FORCEON state is not critical because FORCEOFF overrides FORCEON. However, if strictly manual control over powerdown is needed, you must strap FORCEON high to disable the enhanced automatic powerdown circuitry.

Connecting FORCEOFF and FORCEON together disables the enhanced automatic powerdown feature and enables them to function as a manual SHUTDOWN input (see Figure 7 on page 13).

With any of the above control schemes, the time required to exit powerdown and resume transmission is only 100µs.

When using both manual and enhanced automatic powerdown (FORCEON = 0), the ISL4270E does not power up from manual powerdown until both FORCEOFF and FORCEON are driven high, or until a transition occurs on a receiver or transmitter input. Figure 8 on page 13 shows a circuit for ensuring that the ISL4270E powers up as soon as FORCEOFF switches high. The rising edge of the Master Powerdown signal forces the device to power up and the ISL4270E returns to enhanced automatic powerdown mode an RC time constant after this rising edge. The time constant is not critical because the ISL4270E remains powered up for 30 seconds after the FORCEON falling edge, even if there are no signal transitions. This gives slow-to-wake systems (for example, a mouse) plenty of time to start transmitting, and as long as it starts transmitting within 30 seconds both systems remain enabled.

Rcvr or Xmtr Edge Within 30 Sec?	FORCEOFF Input	FORCEO N Input	Transmitter Outputs	Receiver Outputs	RS-232 Level Present at Receiver Input?	INVALID Output	Mode of Operation	
No	Н	Н	Active	Active	No	L	Normal Operation (Enhanced Auto Powerdown Disabled)	
No	Н	Н	Active	Active	Yes	Н		
Yes	Н	L	Active	Active	No	L	Normal Operation (Enhanced Auto Powerdown Enabled)	
Yes	Н	L	Active	Active	Yes	Н		
No	Н	L	High-Z	Active	No	L	Powerdown Due to Enhance Auto Powerdown Logic	
No	Н	L	High-Z	Active	Yes	Н		

Table 5. Powerdown Logic Truth Table



Table 5. Powerdown Logic Truth Table

Rcvr or Xmtr Edge Within 30 Sec?	FORCEOFF Input	FORCEO N Input	Transmitter Outputs	Receiver Outputs	RS-232 Level Present at Receiver Input?	INVALID Output	Mode of Operation	
Х	L	Х	High-Z	Active	No	L	Manual Powerdown	
Х	L	Х	High-Z	Active	Yes	Н		
INVALID Driving F	INVALID Driving FORCEON and FORCEOFF (Emulates Automatic Powerdown)							
Х	<u>Note 8</u>	Note 8	Active	Active	Yes	Н	Normal Operation	
Х	<u>Note 8</u>	<u>Note 8</u>	High-Z	Active	No	L	Forced Auto Powerdown	

Note:

8. Input is connected to the INVALID output.





Figure 7. Connections for Manual Powerdown





4.7 Enhanced Automatic Powerdown

Even greater power savings are available by using the enhanced automatic powerdown function. When the enhanced powerdown logic determines that no transitions have occurred on any of the transmitter or receiver inputs for 30 seconds, the charge pump and transmitters powerdown and reduce the supply current to 1 μ A. The ISL4270E automatically powers back up whenever it detects a transition on one of these inputs. The automatic powerdown feature provides additional system power savings without changes to the existing operating system.



Enhanced automatic powerdown operates when the FORCEON input is low and the FORCEOFF input is high. Tying FORCEON high disables automatic powerdown, but manual powerdown is always available from the overriding FORCEOFF input. <u>Table 5</u> summarizes the enhanced automatic powerdown functionality.

<u>Figure 9</u> shows the enhanced powerdown control logic. **Note:** When the ISL4270E enters powerdown (manually or automatically), the 30 second timer remains timed out (set) and keeps the ISL4270E powered down until FORCEON transitions high, or until a transition occurs on a receiver or transmitter input.

The INVALID output switches low whenever invalid levels have persisted on all of the receiver inputs for more than 30µs (see Figure 13), but this has no direct effect on the state of the ISL4270E (see <u>"Emulating Standard</u> <u>Automatic Powerdown" on page 14</u> and <u>"Capacitor Selection" on page 16</u> for methods of using INVALID to power down the device).

The time to recover from automatic powerdown mode is typically 100µs.




Figure 9. Enhanced Automatic Powerdown Logic

4.8 Emulating Standard Automatic Powerdown




Figure 10. Connections for Automatic Powerdown When No Valid Receiver Signals are Present

If enhanced automatic powerdown is not required, you can implement the standard automatic powerdown feature (mimics the function on the ICL3221E/23E/43E) by connecting the INVALID output to the FORCEON and FORCEOFF inputs, as shown in Figure 10. After 30µs of invalid receiver levels, INVALID switches low and drives the ISL4270E into a forced powerdown condition. INVALID switches high as soon as a receiver input senses a valid RS-232 level and forces the ISL4270E to power on. See the "INVALID DRIVING FORCEON AND FORCEOFF" section of Table 5 on page 12 for an operational summary. This operational mode is perfect for handheld devices that communicate with another computer through a detachable cable. Detaching the cable allows the internal receiver pull-down resistors to pull the inputs to GND (an invalid RS-232 level), which causes the 30µs timer to time out and drive the IC into powerdown. Reconnecting the cable restores valid levels and causes the IC to power back up.



4.9 Hybrid Automatic Powerdown Options

For devices that communicate only through a detachable cable, you can connect INVALID to FORCEOFF (with FORCEON = 0). While the cable is attached, INVALID and FORCEOFF remain high, so the enhanced automatic powerdown logic powers down the RS-232 device whenever there is 30 seconds of inactivity on the receiver and transmitter inputs. Detaching the cable allows the receiver inputs to drop to an invalid level (GND), so INVALID switches low and forces the RS-232 device to power down. The ISL4270E remains powered down until the cable is reconnected (INVALID = FORCEOFF = 1) and a transition occurs on a receiver or transmitter input (see Figure 9 on page 14). For immediate power up when the cable is reattached, connect FORCEON to FORCEOFF through a network similar to that shown in Figure 8 on page 13.

4.10 V_L Logic Supply Input

Unlike other RS-232 interface devices where the CMOS outputs swing between 0V and V_{CC}, the ISL4270E features a separate logic supply input (V_L; 1.8V to 5V, regardless of V_{CC}) that sets V_{OH} for the receiver and INVALID outputs. Connecting V_L to a host logic supply lower than V_{CC} prevents the ISL4270E outputs from forward biasing the input diodes of a logic device powered by that lower supply. Connecting V_L to a logic supply greater than V_{CC} ensures that the receiver and INVALID output levels are compatible even with the CMOS input V_{IH} of AC, HC, and CD4000 devices. **Note:** The V_L supply current increases to 100µA with V_L = 5V and V_{CC} = 3.3V (see Figure 5 on page 9). V_L also powers the transmitter and logic inputs and sets their switching thresholds to levels compatible with the logic supply. The separate logic supply pin allows a great deal of flexibility in interfacing to systems with different logic supplies. If logic translation is not required, connect V_L to the ISL4270E V_{CC} pin.

4.11 INVALID Output

Table 5 on page 12 shows that the INVALID output always indicates whether 30µs have elapsed with invalid RS-232 signals (see Figures 11 and 13) persisting on all of the receiver inputs. The indicator provides an easy way to determine when the interface block should power down. Invalid receiver levels occur whenever the driving peripheral's outputs are shut off (powered down) or when the RS-232 interface cable is disconnected. If an interface cable is disconnected and all the receiver inputs are floating (but pulled to GND by the internal receiver pull down resistors), the INVALID logic detects the invalid levels and drives the output low. The power management logic then uses this indicator to power down the interface block. Reconnecting the cable restores valid levels at the receiver inputs, INVALID switches high, and the power management logic wakes up the interface block. INVALID can also be used to indicate the DTR or RING INDICATOR signal as long as the other receiver inputs are floating or driven to GND (as in the case of a powered down driver).

INVALID switches high 1µs after detecting a valid RS-232 level on a receiver input. INVALID operates in all modes (forced or automatic powerdown, or forced on), so it is also useful for systems employing manual powerdown circuitry.




Figure 11. Definition of Valid RS-232 Receiver Levels



4.12 Capacitor Selection

The ISL4270E charge-pumps require only 0.1μ F capacitors for the full operational voltage range. Table 6 lists other acceptable capacitor values for various supply voltage ranges. Do not use values smaller than those listed in Table 6. Increasing the capacitor values (by a factor of 2) reduces ripple on the transmitter outputs and slightly reduces power consumption.

V _{CC} (V)	C ₁ (μF)	C ₂ , C ₃ , C ₄ (μF)
3.0 to 3.6	0.1	0.1
4.5 to 5.5	0.047	0.33
3.0 to 5.5	0.22	1

Table 6. Required Capacitor Values

When using minimum required capacitor values, make sure that capacitor values do not degrade excessively with temperature. If in doubt, use capacitors with a larger nominal value. The capacitor's equivalent series resistance (ESR) usually rises at low temperatures and influences the amount of ripple on V+ and V-.

4.13 Power Supply Decoupling

In most circumstances a 0.1μ F bypass capacitor is adequate. In applications that are particularly sensitive to power supply noise, decouple V_{CC} to ground with a capacitor of the same value as the charge pump capacitor C₁. Connect the bypass capacitor as close as possible to the IC.

4.14 Transmitter Outputs when Exiting Powerdown

<u>Figure 12</u> shows the response of two transmitter outputs when exiting powerdown mode. As the transmitter outputs activate, they properly go to opposite RS-232 levels, with no glitching, ringing, or undesirable transients. Each transmitter is loaded with $3k\Omega$ in parallel with 2500pF. **Note:** The transmitters enable only when the magnitude of the supplies exceeds approximately 3V.




Figure 12. Transmitter Outputs When Exiting Powerdown






Figure 13. Enhanced Automatic Powerdown and Invalid Timing Diagrams

4.15 High Data Rates

The ISL4270E maintains the RS-232 ±5V minimum transmitter output voltages even at high data rates. Figure 14 shows a transmitter loopback test circuit, and Figure 15 on page 18 shows the loopback test result at 120kbps. For this test, all transmitters were simultaneously driving RS-232 loads in parallel with 1000pF at 120kbps. Figure 16 on page 18 shows the loopback results for a single transmitter driving 1000pF and an RS-232 load at 250kbps. The static transmitters were also loaded with an RS-232 receiver.




Figure 14. Transmitter Loopback Test Circuit




Figure 15. Loopback Test at 120kbps




Figure 16. Loopback Test at 250kbps

4.16 Interconnection with 3V and 5V Logic

Standard 3.3V powered RS-232 devices interface well with 3V and 5V powered TTL compatible logic families (such as ACT and HCT), but the logic outputs (for example, R_{OUTS}) fail to reach the V_{IH} level of 5V powered CMOS families like HC, AC, and CD4000. The ISL4270E V_L supply pin solves this problem. By connecting V_L to the same supply (1.8V to 5V) powering the logic device, the ISL4270E logic outputs swing from GND to the logic V_{CC} .



5. ±15kV ESD Protection

All pins on the 3V interface devices include ESD protection structures, but the ISL4270E incorporates advanced structures that allow the RS-232 pins (transmitter outputs and receiver inputs) to survive ESD events up to ± 15 kV. The RS-232 pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Touching the port pins or connecting a cable can cause an ESD event that might destroy unprotected ICs. The ESD structures protect the device whether or not it is powered up, protect without allowing any latchup mechanism to activate, and do not interfere with RS-232 signals as large as ± 25 V.

5.1 Human Body Model (HBM) Testing

The Human Body Model (HBM) test method emulates the ESD event delivered to an IC during human handling. The tester delivers the charge through a $1.5k\Omega$ current limiting resistor, so the test is less severe than the IEC61000 test, which uses a 330Ω limiting resistor. The HBM method determines an IC's ability to withstand the ESD transients typically present during handling and manufacturing. Due to the random nature of these events, each pin is tested with respect to all other pins. The RS-232 pins on "E" family devices can withstand HBM ESD events to ±15kV.

5.2 IEC61000-4-2 Testing

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (the RS-232 pins in this case), and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's RS-232 pins allows the design of equipment that meets level 4 criteria without the need for additional board level protection on the RS-232 port.

5.2.1 Air-Gap Discharge Test Method

For the air-gap discharge test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on factors such as approach speed, humidity, and temperature, so it is difficult to obtain repeatable results. The "E" device RS-232 pins withstand ±15kV air-gap discharges.

5.2.2 Contact Discharge Test Method

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized and eliminates the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than ±8kV. All "E" family devices survive ±8kV contact discharges on the RS-232 pins.



6. Die Characteristics

Substrate and QFN Thermal Pad Potential (Powered Up)	GND
Transistor Count	1063
Process	Si Gate CMOS



7. Revision History


Rev.	Date	Description
3.00	Apr.26.19	Added Related Literature section. Updated the ordering information table on page 3: Added ISL4270EIRZ-T Added tape and reel information and notes 1, 2, and 3. Added Charge-Pump Abs Max Ratings section starting on page 10. Applied new template. Updated disclaimer.




8. Package Outline Drawing

L32.5x5B

32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 3, 5/10




TOP VIEW






For the most recent package outline drawing, see L32.5x5B.



SEE DETAIL "X" 0.90±0.1 BASE PLANE SEE DETAIL "X" (// 0.10]C SEE DETAIL "



NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- <u>A</u> The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

