# RENESAS

# USER'S MANUAL

# ISL6558EVAL2

Low-Profile, 5V/12V Input, 500kHz, and 90% Efficiency DC/DC Converter

AN1044 Rev 2.00 Apr 4, 2006

# *Introduction*

The changing computer performance landscape has brought about the need for flexible power solutions. Peripheral performance continues to increase as higher speed bus interfaces are made available. Router designs continue to grow in complexity as on-board processors perform more functions within a limited board space while continuing to increase the speed of data transfer. This places higher power density requirements on the DC/DC converters which supply them.

Intersil's Endura™ multi-phase controllers (HIP63xx and ISL65xx) and synchronous-rectified buck MOSFET drivers (HIP66xx and ISL66xx) are suitable for the interleaved DC/DC buck converter implementation, as shown in Figure [1,](#page-0-0) and provide superior performance solutions with their space economical MLFP packages.



#### <span id="page-0-0"></span>**FIGURE 1. MULTI-PHASE INTERLEAVED BUCK CONVERTER**

This application note first gives a brief introduction of Intersil's four-phase controller ISL6558 and synchronousrectified driver ISL6609. A summary of the ISL6558 and ISL6609 based design follows. The experimental results for a low-profile 5V-to-1.35V@30A, 500kHz, and 90% efficiency converter in two-phase operation using the interleaved approach and with their space economical MLFP package ICs are discussed. The evaluation board can be pushed up to 80A in four-phase operation, or modified for 12V input applications by replacing the input capacitors with higher voltage rating capacitors. Term Definitions, Reference, Schematics, Bill of Materials, and Layout are included at the end of this application note.

# *Intersil's ISL6558 and ISL6609*

The ISL6558 controller, coupled with ISL6609 singlechannel driver ICs, forms the basic building blocks for applications which demand high current, rapid load transient response, and high efficiency performance at high switching frequency within a limited board area and height.

The ISL6558 regulates output voltage and balances load currents for two to four synchronous-rectified buck converter channels; its internal structure is shown in Figure 2. The internal 0.8V reference allows output voltage selection down to that level with a 1% system accuracy over temperature. The current-channel balance loop provides good thermal balance among all phases. Output voltage droop or active voltage positioning is optional. Overvoltage and overcurrent monitors and protection functions of the IC provide a safe environment for the microprocessor or other load. The controller is available in a 16-lead SOIC package and a 5x5mm<sup>2</sup> 20-lead MLFP package with some space savings. For more detailed descriptions of the ISL6558 functionality, refer to the device datasheet [1].

The ISL6609 is a 5V driver IC capable of delivering up to 4A of gate current for rapidly switching both MOSFETs in a synchronous-rectified bridge; its internal structure is shown in Figure 2. It is especially designed for voltage regulators that require high efficiency performance at high switching frequency within a limited board space. The ISL6609 accepts a single logic input to control both upper and lower MOSFETs. Its Tri-State® feature, working together with Intersil's Multi-Phase PWM controllers, helps prevent a negative transient on the output voltage when the output is being shut down. This eliminates the Schottky diode that is used in some systems for protecting the microprocessor from reversed-output-voltage damage. Furthermore, adaptive shoot-through protection is implemented on both switching edges to provide optimal dead time and minimize conduction losses. Bootstrap circuitry permits greater enhancement of the upper MOSFET. The driver is available in a 8-lead SOIC package and a space economical  $3x3mm<sup>2</sup>$ 8-lead MLFP package. For a more detailed description of the ISL6609, refer to the device data sheet [2].





**FIGURE 2. SIMPLIFIED ISL6558 AND ISL6609 INTERNAL STRUCTURE**

AN1044 Rev 2.00 **Page 2 of 17**<br>Apr 4, 2006 **Page 2 of 17** Apr 4, 2006

# *Summary of Design*

Table [1](#page-2-2) summarizes the specifications of a power converter for mid-range router applications. The ISL6558 and ISL6609 based evaluation board has been designed to meet these criteria.

#### **TABLE 1. ISL6558EVAL2 SPECIFICATIONS**

<span id="page-2-2"></span>

Table [2](#page-2-0) shows the calculation results of critical design parameters for the reference design, a two-phase interleaved DC/DC buck converter.



<span id="page-2-0"></span>

#### **TABLE 2. CRITICAL DESIGN PARAMETERS (Continued)**



Table [3](#page-2-1) summarizes a rough power dissipation analysis for the referenced design.

#### **TABLE 3. FULL-LOAD POWER DISSIPATION BUDGET**

<span id="page-2-1"></span>



# *Experimental Results*

The ISL6558EVAL2 evaluation board as configured is capable of 30A continuous load current and handling  $200A/\mu s$  or higher speed load transients. The evaluation board meets the design specifications indicated in Table [1.](#page-2-2) Table [4](#page-3-1) summarizes the equipment that was used for the performance evaluation.

#### **TABLE 4. EQUIPMENT LIST**

<span id="page-3-1"></span>

#### **ISL6558EVAL2 OPERATION AND MODIFICATION TIPS**

- Apply the input voltage (VIN) prior to the control voltage VCC5 (5V). This sequencing results in initializing the ISL6609 driver before the ISL6558 starts, and retains the soft-start interval. Vice versa, the ISL6558 could produce maximum duty cycle PWM drive signal, which results in an overcurrent or overvoltage trip due to lack of soft-start. The evaluation board is configured to power up from a single 5V supply, and it eliminates the problem discussed above.
- SW1 is used to engage or remove the load transient generator.
- Droop option is not selected in the reference design since the required load transient step is not greater than 50% of the full load. In another word, the droop only helps reduce the number of output capacitors and still retains the same transient performance when the load transient step is greater than 50% of full load.
- For 3-phase operation, add the current sense resistor R17 and place JP4 to ON position (away from TP8). The compensation gain (R11) should be scaled by 2/3 for system stability with a reasonable phase margin.
- For 4-phase operation, add the current sense resistors R2 & R17 and place JP4 &JP2 to ON position (away from TP8 and TP5). The compensation gain (R11) should be scaled by 1/2 for system stability with a reasonable phase margin.
- Use R25, R26, R28, and R29 to program the load transient speed. The higher values these resistors, the slower the transient.
- If there is sufficient airflow, use a single LPAK Hitachi HAT1264 for the upper FET and two SO-8 Siliconix Si4842DYs for the lower FETs in each channel; but it comes with the penalty of 1% lower efficiency, as shown in Table [5](#page-4-0). Note that the current sense resistors (R2 and R17) need to be adjusted to get a proper over current setpoint.
- For 12V input operation, the jumper JP1 should be removed to prevent the controller and drivers from overvoltage damage. A 5V supply is required to power up the controller and the drivers; the diode D1 is to protect both the drivers and controller from reversed-bias damage. The 12V supply should be applied prior to the 5V; otherwise, the output voltage will lack soft-start and cause an over overcurrent or overvoltage at the output. Furthermore, the input capacitors should be replaced with higher voltage rating (16V or above) capacitors. In addition, the compensation gain (R11) should be scaled by 5/12 for system stability with a reasonable phase margin.
- Any change of the output filter will require the compensation network to change for an optimum transient response. If very lower ESR capacitors are used at the output, a type III compensation network is required to boost up the phase for a better transient performance.
- The feedback resistor (R19) can cause some delay in the soft-start interval, as discussed in the ISL6557A data sheet section SOFT-START [3]. It should not be a very high impedance resistor.

#### **EFFICIENCY**

The efficiency data, as plotted in Figure [3](#page-3-0), are taken with a PAPST-MOTOREN TYP 4600X fan turned on 8" away from the input end of the evaluation board at room temperature (approximate 200LFM). This figure shows that the converter operates less efficiently at high line and low-to-medium load since the switching loss is the dominant portion of the total losses in that operating condition. As the load increases, the dominant conduction losses help cut down the difference.



<span id="page-3-0"></span>**FIGURE 3. EFFICIENCY AT 500kHz AND 200LFM**



Figure [4](#page-4-1) shows the efficiency for various frequencies and airflow conditions.



<span id="page-4-1"></span>**FIGURE 4. EFFICIENCY FOR VARIOUS FREQUENCY AND AIRFLOW AT VIN=5V**

Different combinations of upper and lower MOSFETs have been evaluated at Vin = 5V and Fsw = 500kHz with 200LFM airflow, as shown in Table [5](#page-4-0). The last combination with one Hitachi HAT2164 upper FET and two Siliconix Si4842DY lower FETs provides high efficiency and good thermal performance with some space and cost reduction.

<span id="page-4-0"></span>



#### **OUTPUT SOFT-START AND TURN-OFF**

As the control voltage VCC5 reaches the POR rising threshold (4.38V nominal) of the ISL6558, the FS/EN pin is released from ground; the output begins a monotonic rise comprised of 2048 digital steps, as shown in Figure [4.](#page-4-1) At the end of the soft-start interval, the PGOOD signal transitions to indicate the output voltage is within specification.



**FIGURE 5. SOFT-START WAVEFORMS**

As shown in Figure [6,](#page-4-2) the converter is disabled when the control voltage (VCC5) is pulled below the POR falling threshold (3.88V nominal) of the ISL6558. The PGOOD signal falls low indicating the output voltage is out of regulation. The ISL6609 enters Tri-State® and holds both upper and lower drive signals low. The L-C resonant tank is broken and cannot cause negative ringing at the output since the lower FETs are turned off, blocking any negative current.





#### <span id="page-4-2"></span>**TRANSIENT RESPONSES**

A transient load generator is populated on the board to evaluate the response of the converter at high-speed load transients. Current setting of the generator provides about 6.5A load step with 160A/µs on the rising edge and 210A/µs on the falling edge without output droop configuration.

The input current rises/falls at a speed limited by the input inductor and capacitors during step-up/step-down transients. Figure [7](#page-5-0) shows a very low ramping up speed (0.02A/µs) of the input current at the load transient condition. This is due to a large effective input inductance seen by the converter. The effective input inductance is the sum of the on-board input inductance and the inductance of the long source leads of the bench power supply.

The transient performance at different operating conditions has been summarized in Table [6](#page-4-3). Little difference is noted for various line and load conditions. Note that the ripple portion has been included.

**TABLE 6. TRANSIENT RESPONSE (6.5A STEP)**

<span id="page-4-3"></span>





<span id="page-5-0"></span>FIGURE 7. TRANSIENT RESPONSE AT NO LOAD (V<sub>IN</sub> = 5.0V)



FIGURE 8. STEP-UP TRANSIENTS AT NO LOAD (V<sub>IN</sub> = 5.0V)



FIGURE 9. STEP-DOWN TRANSIENTS AT NO LOAD (V<sub>IN</sub> = 5.0V)



FIGURE 10. TRANSIENT RESPONSE AT 25A (V<sub>IN</sub> = 5.0V)



FIGURE 11. STEP-UP TRANSIENTS AT 25A (V<sub>IN</sub> = 5.0V)





### **OVER CURRENT AND SHORT CIRCUIT**

When the converter is momentarily shorted or overloaded, as shown in Figure [13,](#page-6-0) the converter enters hiccup mode with a narrow duty cycle and long switching period. PGOOD stays low during the overcurrent period; it indicates the output voltage is within regulation limits after the short is removed and the output completes a soft-start interval.

As shown in Figure [14,](#page-6-1) the converter can sustain a permanent short circuit remaining in hiccup mode with a frequency of 185Hz. The average load current and the average power dissipation in each power component are reduced significantly; thus, the converter can stay at a short without causing any permanent damage or thermal issues.



<span id="page-6-0"></span>**FIGURE 13. OVER-LOADED OUTPUT WAVEFORMS**



<span id="page-6-1"></span>**FIGURE 14. SHORT-CIRCUIT WAVEFORMS**

#### **OVERVOLTAGE SHUTDOWN**

With the COMP pin momentarily tied to a 4V voltage source with respect to the ground, the error voltage jumps high and the duty cycle increases. Thus, the output voltage rises up immediately until it reaches the overvoltage threshold setting the OV latch and triggers the PWM outputs low. PGOOD is pulled low indicating output out of regulation, as shown in Figure [15.](#page-6-2)



**FIGURE 15. OVERVOLTAGE WAVEFORMS**

## <span id="page-6-2"></span>*Conclusion*

The superior performance of Intersil's ISL6558 four-phase controller, coupled with Intersil's ISL6609 driver, has been demonstrated in the low-profile reference design of a 40W, 500kHz interleaved DC/DC buck converter. An ultra high efficiency of 90% at 1.35V output and 30A full load has been achieved.

The extensive experimental results give users a better understanding of the operation of the converter, the ISL6558 four-phase PWM controller, and the ISL6609 synchronousrectified driver.

# **Term Definitions According to the References**



Intersil documents are available on the web at http://www.intersil.com.

- [1] Intersil's ISL6558 Data Sheet.
- [2] Intersil's ISL6609 Data Sheet.
- [3] Intersil's ISL6557A Data Sheet

### *Appendix*

- 1. Schematics of Reference Design and Load Transient Generator.
- 2. Bill of Materials and Layout of Evaluation Board.





Date: Sheet of

Wednesday, November 20, 2002 ISheet 1 of 2

Page 9 Page 9 of 17

**1710** 

KENESAS



AN1044 Rev 2.00<br>Apr 4, 2006 Apr 4, 2006 AN1044 Rev 2.00

**RENESAS** 

# *Bill of Materials*





# *Bill of Materials* **(Continued)**





**FIGURE 16. TOP LAYER SILK SCREEN**



**FIGURE 17. BOTTOM LAYER SILK SCREEN**





**FIGURE 18. TOP LAYER COMPONENT SIDE**



**FIGURE 19. LAYER 2**





**FIGURE 20. LAYER 3**



**FIGURE 21. LAYER 4**





**FIGURE 22. LAYER 5**



**FIGURE 23. BOTTOM LAYER COMPONENT SIDE**

