

ISL6745EVAL1Z 48V to 12V 120W Half-Bridge Power Supply for Telecom Applications

Application Note November 5, 2008

AN1439.0

FIGURE 1. TOP VIEW OF THE ISL6745EVAL1Z EVALUATION BOARD

The ISL6745EVAL1Z evaluation board utilizes Intersil's double-ended voltage-mode PWM controller ISL6745A for half bridge converters with secondary side synchronous rectification. The voltage mode PWM controller ISL6745 is a 10 Ld MSOP device. The input of the evaluation board ranges from 36V to 75V, and the output voltage is regulated to 12V with a maximum load current of 10A. Planar transformers and inductors are used. The triple-output linear regulator ISL6720 is used to provide bias for the primary side controller and drivers. The main specifications are given in the following:

- Input voltage: 36V ~ 75V
- Output voltage: 12V
- Output power: 120W
- Output voltage ripple: 50mV
- Efficiency: about 90% at full load rated input voltage

This application note will give a brief introduction on the operation of the converter, the design constraints, the description of the evaluation board and the performance validation. Figure [1](#page-0-0) shows the top view of the evaluation board.

Introduction

Half-bridge voltage mode converters are widely used in telecommunication systems as an isolated power supply of medium power level because of their simplicity and good performance. Compared with single-ended topologies, such as forward and flyback converters, the voltage stress over the primary switches of the half-bridge is the smallest. The gate driver is also simple. The two switches in the primary side of the transformer can be driven by a symmetrical PWM or asymmetrical PWM, as shown in Figure [2.](#page-1-0) In a symmetrical PWM scheme, both switches are driven with the same duty ratio and have a deadtime period when both switches are off. The two switches in the primary side are hard-switched and their switching loss will be significant. During this deadtime interval, the synchronous rectification switches in the secondary side are both turned on, which helps to reduce the conduction loss of the SR switches. These features make half-bridge voltage mode converters attractive and cost-effective for low frequency, high current applications.

The center-tapped rectification in the secondary side offers some additional advantages. First, the center-tapped structure has twice the frequency than that of the switching frequency. Therefore, the output filter size is smaller compared with converters with the forward structure (such as in an active clamp forward, or flyback). Second, the synchronous rectifier FETs are driven by the voltages from the auxiliary windings, which ensures that both switches are on during such deadtime intervals. The conduction loss in the switches of the center-tapped rectifier is the product of only half of the load current during the deadtime period. Thus, the overall conduction loss is smaller.

The ISL6745 is a simplified vision of the ISL6742, which supports the symmetrical PWM of the half-bridge converters with peak current limit and soft-start functions. The simplified circuit schematic of a half bridge converter with diode rectification in the secondary side is shown in Figure [2A](#page-1-1) The the typical current and voltage waveforms is shown in Figure [2B.](#page-1-2)

FIGURE 2. THE SYMMETRICAL PWM HALF BRIDGE CONVERTER PWM PATTERNS, AND SECONDARY SIDE RECTIFICATIONS

Design Criteria

The following specifies the design requirements:

- Switching Frequency, f_{SW}: 235kHz
- V_{IN}: 48V, Min 36V, Max 75V
- V_{OUT} : 12V (nominal) @ I_{OUT} = 8A
- POUT: 100W
- Efficiency: 85% ~ 90%
- Ripple: 1%

Power Stage Design Procedure

A symmetrical half-bridge (SHB) converter topology with secondary side central-tape SR is selected for this application. The ISL6745 is used as the PWM controller and HIP2101 is used as FET driver.

The relation of the input voltage V_{IN} and output voltage V_{OUT} is given in Equation [1](#page-2-0), where D is the duty ratio and N is the transformer turns ratio $(N = Ns/Np)$.

$$
V_{OUT} = 2NDV_{IN} \tag{Eq. 1}
$$

According to Equation [1](#page-2-0), N should be large enough to ensure the rated output at low line operation. Consider the input range for typical telecommunication applications; the [minimum input voltage is 36V. Allowing for some deadtime, a](http://www.intersil.com/data/fn/fn9111.pdf) transformer of $N = 3/4$ can be used. Detailed design of the planar transformer is given in the Intersil Data Sheet "ISL6740, ISL6741: Flexible Double Ended Voltage and Current Mode PWM Controllers," which can be found at: http://www.intersil.com/data/fn/fn9111.pdf

The criteria for selection of the primary side half-bridge FETs and the secondary side synchronous rectifier FETs is largely based on the current and voltage rating of the device. However, the FET drain-source capacitance and gate charge cannot be ignored. The gate charge affects the switching speed of the FETs. Higher gate charge translates into higher drive requirements and/or slower switching speeds. The energy required to drive the gates is dissipated as heat. The FET drain-source capacitance contributes to the switching losses in the SHB, since this portion of energy is not recycled, as in a soft-switched or zero-voltage switched converter.

The maximum input voltage, V_{IN} , plus transient voltage, determines the voltage rating required. For the symmetrical half-bridge converter, the voltage across the two primary side MOSFETs is half of the input voltage at steady state. That is, $V_P = 0.5V_{IN}$. The secondary side SR FET voltage stress is twice the transformer second side voltage and is expressed in Equation [2](#page-2-1):

$$
V_{S} = 2 \cdot 0.5 N V_{IN} = N V_{IN}
$$
 (EQ. 2)

For this application, if we allow a 20% adder for transients with a maximum input voltage of 75V, a voltage rating of 100V or higher will suffice.

The average output current Iout is evenly distributed in the two MOSFETs in the (1 - 2D) interval. As both of the MOSFETs in the primary side are turned off, the load current is supposed to flow evenly in the two SRs, assuming the gate signals are applied. Therefore, the RMS current in each of the SRs is given in Equation [3,](#page-2-2) where $0 < D < 0.5$.

$$
I_{sR1rms} = \sqrt{\frac{1}{T s} \int_{0}^{t s} (I S R 1)^{2} dt}
$$

=
$$
\sqrt{\frac{1}{t s} \left\{ \int_{Dts}^{[0.5 - D]ts} (0.5 I_{OUT})^{2} dt + \int_{0}^{Dts} (I_{OUT})^{2} d(t) \right\}}
$$

=
$$
I_{OUT} \sqrt{0.75D + 0.125}
$$
 (EQ. 3)

From Equation [3](#page-2-2), the conduction loss of the SR can be evaluated according to Equation [4:](#page-2-3)

$$
PSr_{ON} = 2r_{DS(ON)}I_{RMS}^{2} = 2r_{DS(ON)}(0.75D + 0.125)I_{OUT}^{2}
$$
\n(EQ. 4)

In order to avoid the hard turn-on of the SR, a delay resistor is needed to create the delay of the gate signal, so that the current first flows into the anti-parallel diode of the SRs. A diode is placed in parallel with the delay resistor in order to speed up the turn-off of the SRs and avoid shoot-through.

The gate drive loss of the SRs are a function of the switching frequency, driving voltage and Q, as expressed in Equation [5.](#page-2-4)

$$
P_{\text{GATE}} = C_{\text{GATE}} V^2 \text{fs}
$$
 (EQ. 5)

When the primary switch is turned on, it conducts the output inductor current. The primary switch does not conduct current when it is turned off. Therefore, the RMS current in the primary switch is evaluated in Equation [6.](#page-2-5)

$$
I_{PRMS} = \sqrt{\frac{1}{ts} \int_0^{ts} (ISR1)^2 dt}
$$

= $\sqrt{\frac{1}{ts} \left\{ \int_0^{Dts} (NI_{OUT})^2 d(t) \right\}} = I_{OUT} N \sqrt{D}$ (EQ. 6)

The conduction loss of the primary switches can be estimated using Equation [7](#page-2-6):

$$
PPr_{ON} = 2r_{DS(ON)}I_{PRMS} = 2r_{DS(ON)}D(NI_{OUT})^2
$$
 (EQ. 7)

The switching loss of the primary side MOSFET consists of two parts: 1) the overlap of the current and voltage and, 2) the discharge of the charges of the drain-source capacitance of the FET. The switching loss can be estimated using Equation [8:](#page-2-7)

$$
PPr_{SW} = 2I_{PR}V_{FS}
$$
 (EQ. 8)

Therefore, the total loss that occurred in the switches can be estimated using Equation [9](#page-3-1):

$$
P_{LOSS} = PSr_{ON} + P_{GATE} + PPr_{SW} + PPr_{ON}
$$
 (EQ. 9)

Fairchild FDS3672 FETs, rated at 100V and 7.5A $(r_{DS}(ON) = 22m)$, were selected for the half-bridge switches. The synchronous rectifier FETs must withstand approximately 75% of the input voltage assuming no switching transients are present. A device capable of withstanding at least 55V is required. Empirical testing in the circuit revealed switching transients of 20V were present across the device indicating that a rating of at least 75V is required. The RMS current rating of 7.07A for each SR FET requires a low $r_{DS}(ON)$ to minimize conduction losses. It was decided to use two devices in parallel to simplify the thermal design.

The voltage of the output inductor L is related to the secondary side voltage V_{SFC} and output voltage V_{OUT} .

$$
V_{L} = V_{SEC} - V_{OUT}
$$
 (EQ. 10)

Therefore, the ripple current through the output inductor is given in Equation [11.](#page-3-2) The frequency of the ripple current is twice that of the switching frequency.

$$
\Delta I L = \frac{NV_{IN}(1-2D)}{2LFS}
$$
 (EQ. 11)

Clearly, from the ripple current point-of-view, a large inductor is preferable. However, the current slew rate will be impaired. The inductor and output capacitor contributes one double pole at the resonant frequency of the filter, indicating a narrow bandwidth with a large inductor.

With a maximum input voltage of 75V, the minimum duty ratio D is about 0.25. If we allow an inductor current ripple of 5% of the rated output current, the minimum inductance required can be calculated according to Equation [12](#page-3-3). Here, an inductor of 2µH is selected.

$$
L > \frac{V_L \cdot t_{ON}}{\Delta IL}
$$
 (EQ. 12)

Under steady state operating conditions, the ripple current in the capacitor is small, so it would seem appropriate to have a low ripple current rated capacitor. However, a high rated ripple current capacitor was selected based on the nature of the intended load and multiple buck regulators. In order to minimize the output impedance of the filter, a Sanyo OSCON 16SH150M capacitor was placed in parallel with a 22µF ceramic capacitor.

Control Stage Design Procedure

The ISL6745EVAL1Z demonstration platform implements a feedback control by means of the opto-coupler and Type 3 Error Amplifier. The system block diagram is shown in Figure [3.](#page-3-0) SHB is the symmetrical half-bridge converter consisting of the primary switches, transformer and the output filter. PWM is the

voltage-mode pulse width modulator. The opto-coupler is used to transfer the error signal across the isolation barrier. The major components of the feedback control loop are a programmable shunt regulator and an opto-coupler.The opto-coupler offers a convenient means to cross the isolation barrier, but it adds complexity to the feedback control loop. It adds a pole at about 10kHz and a significant amount of gain variation due to the current transfer ratio (CTR). The CTR of the opto-coupler varies with initial tolerance, temperature, forward current, and age.

FIGURE 3. SYSTEM BLOCK DIAGRAM

From the small signal model of the half bridge converter, the control to output transfer function frequency dependence is a function of the output load resistance, the value of output capacitor and inductor, and the output capacitance ESR. These variations must be considered when compensating the control loop. The worst case small signal operating point for a voltage mode converter tends to be at maximum V_{IN} , maximum load, maximum C_{OUT} , and minimum ESR. The pole and zero of the transfer function are given in Equation [13.](#page-3-4)

$$
G(s) = \frac{V_{OUT(S)}}{V_{C(S)}} = \frac{VN_S}{2N_PV_S} \frac{1 + \frac{s}{\omega_Z}}{1 + \frac{s}{Q\omega_0} + (\frac{s}{\omega_0})^2}
$$
(EQ.13)

where:

$$
Q = (R_0) / (\omega_0 L) \tag{Eq. 14}
$$

$$
\omega_{\mathbf{0}} = 1/(\sqrt{(\mathbf{C}_{\mathbf{0}}\mathbf{L})})
$$
 (EQ. 15)

$$
\omega z = 1/(C_0 R_C) \tag{Eq. 16}
$$

 R_O is the equivalent output load resistance

L is the output inductance

 C_{\bigcirc} is the output capacitor

 R_C is the ESR of the output capacitor

 V_S is the peak of the sawtooth ramp signal for PWM modulation.

The loop compensation is placed around the Error Amplifier (EA) on the secondary side of the converter. A Type 3 error

amplifier configuration was selected. The Type 3 compensation configuration has three poles and two zeros, and the configuration depends on the bandwidth requirement. The higher the desired bandwidth of the converter, the more difficult it is to create a solution that is stable over the entire operating range. A good rule of thumb is to limit the bandwidth to about $f_{SW}/4$, where f_{SW} is the switching frequency of the converter. However, due to the bandwidth constraints of the opto-coupler and the LM431 shunt regulator, the bandwidth was reduced to about 25kHz.

The first pole is placed at the origin by default (C_{20}) is an integrating capacitor) which results in excellent DC regulation. If the two zeroes are placed at the same frequency, they should be placed at $f_{LC}/2$, where f_{LC} is the resonant frequency of the output L-C filter. To reduce the gain peaking at the L-C resonant frequency, the two zeroes are often separated. When they are separated, the first zero can be placed at $f_{LC}/5$, and the second at just above fLC. The second pole is placed at the lowest expected zero cause by the output capacitor ESR. The third, and last pole is placed at about 1.5 times the crossover frequency. Some liberties where taken with the generally accepted compensation procedure previously described due to the transfer characteristics of the opto-coupler. The effects of the opto-coupler tend to dominate over those of the LM431 so the GBWP effects of the LM431 are not included here.

FIGURE 4. THE CONTROL TO OUTPUT GAIN OF THE SHB

FIGURE 5. THE CONTROL TO OUTPUT PHASE OF THE SHB

Referring to the circuit block diagram, the transfer function of the Type 3 can be expressed in Equation [17](#page-4-0):

$$
G_{EA(S)} = \frac{V_{ERR(S)}}{V_{O(S)}} = \frac{(1 + sC_{FB2}R_{FB1})(1 + sC_{FB3}(R_{FB2} + R_{FB3}))}{s(C_{FB1} + C_{FB2})R_{FB2})(1 + sC_{FB3}R_{FB3})\left(1 + \frac{C_{FB1}C_{FB2}R_{FB1}}{C_{FB1} + C_{FB2}}\right)}
$$
\n(EQ. 17)

If R_{FB2}>>R_{FB3}, C_{FB2}>>C_{FB1}, the transfer function in Equation [17](#page-4-0) can be reduced to the following:

$$
G_{EA(S)} = \frac{V_{ERR(S)}}{V_{O(S)}} = \frac{(1 + sC_{FB2}R_{FB1})(1 + sC_{FB3}R_{FB2})}{sC_{FB1}R_{FB2}(1 + sC_{FB3}R_{FB3})(1 + R_{FB1}C_{FB1})}
$$
(EQ. 18)

Then the poles and zeros can be determined with the Equations [19](#page-4-2) through [22.](#page-4-1)

$$
\omega p2 = \frac{1}{(C_{FB1}R_{FB1})}
$$
 (EQ. 19)

$$
\omega P3 = \frac{1}{(C_{FB3}R_{FB3})}
$$
 (EQ. 20)

$$
\omega z = \frac{1}{(C_{\text{FB3}}R_{\text{FB2}})}
$$
(EQ. 21)

$$
\omega z1 = \frac{1}{(C_{FB2}R_{FB1})}
$$
 (EQ. 22)

5

The loop transfer function Bode plots are given in Figures [8](#page-5-0) and [9](#page-5-1) for full load rated input voltage. Checking these plots, one will notice that the design gives 90° of phase margin and more than 40dB of gain margin.

Evaluation Board and Performance

The ISL6745EVAL1Z evaluation board is a 4-layer, 4.55"x1.87" RoHS compliant board. All the components are assembled in the top layer. The bill of materials, schematic, and waveforms are given in the following pages.

When applying power to the evaluation board, certain precautions need to be followed.

- 1. Powering Considerations: When operated at low input voltages, the evaluation board can draw up to 3.5A of current at a full load of 8A. It is important to choose the correct connector and wire size when attaching the source supply and the load. Monitor the input and output currents. An appropriate power supply is needed with adjustable output voltage (up to 100V) and current (up to 5A). The power supply must be of low impedance to avoid any interaction between the droop of the power supply and the undervoltage-lock-out protection of the evaluation board.
- 2. Loading Considerations: It is important to choose the correct connector and wire size when attaching the load. An appropriate electronic load with current up to 10A is desirable. The equivalent resistance of the load is 1.2Ω. Therefore, the connection wires should be thick enough. For accurate efficiency measurement, it is important to monitor the voltage directly at the output terminals of the evaluation board (preferably at the point of feedback) because the voltage drop across the load connecting wires will give inaccurate measurements.
- 3. Air Flow Conditions: Full rated power should never be attempted without providing the specified 200 CFM of air flow over the evaluation board. This can be provided by a stand-alone fan.

 6 **intercil** \overline{a} \overline{b} \overline{a} \overline{b} \overline{a} \overline{a}

- 4. For the first time power-up, it is suggested to apply light load, and set the current limit of the source supply to less than 1.5 times of the wattage of the load. A quick efficiency check is the best way to confirm that everything is operating properly. It is common that the incorrect circuit parameters will affect the efficiency adversely.
- 5. When the current limit set on the source supply is insufficient for the load, the interaction of the source supply folding back and the evaluation board going into undervoltage shutdown will start an oscillation, or chatter, which may have highly undesirable consequences.
- 6. To measure the output voltage ripple more accurately, it is suggested to measure as closely as possible to the converter's output terminals. Since the signal being measured is in the millivolt range, the measurement set-up can be susceptible to picking up noise from external sources. The bandwidth of the oscilloscope can be set to 20MHz. Use very short and direct connections to the oscilloscope probe such that the total loop area in the signal and ground connections is as small as possible.

Some important waveforms are shown in the ["Typical](#page-7-0) [Performance Curves" on page 8.](#page-7-0)

Figures [11](#page-7-1) and [12](#page-7-2) show the ramp signal and the gate signal of the controller ISL6745. The frequency should match the waveform. The gate signals from the ISL6745A are sent to the half-bridge MOSFET driver HIP2101 for the two switches, and they should be symmetrical and 180° out-of-phase. Figure [13](#page-7-3) shows the gate drive signals of the primary side switches. These signals are generated from HIP2101, the operation voltage of which is set by the ISL6720.

Figure [14](#page-7-4) shows the typical current signal. The current signal should be less than 1V. Figures [15](#page-7-5) and [16](#page-7-6) show the drive signals and drain-source signals of the synchronous rectification in the secondary side.

The load/line regulation and efficiency curves are shown in Figures [17](#page-8-0) and [18](#page-8-1). The circuit has maximum efficiency at low line half load conditions. As the line voltage increases, the switching loss of the primary side MOSFET increases. The gate drive loss of the secondary side also increases as the gate drive loss is related to $CV²$. As the duty ratio becomes small, the ripple in the inductor increases, and this leads to big transformer AC loss and rectifier reverse recovery loss, in addition to the AC loss of the output inductor. The efficiency drops significantly at high line voltages due to the incremental loss.

FIGURE 10. TYPICAL BENCH TEST SETUP

Typical Performance Curves

FIGURE 11. RAMP SIGNAL FIGURE 12. GATE SIGNALS FROM ISL6745

FIGURE 13. DRIVE SIGNALS FOR THE PRIMARY SWITCHES FIGURE 14. DRIVE SIGNAL AND CURRENT SIGNAL

FIGURE 15. SECONDARY SIDE GATE DRIVE SIGNALS FIGURE 16. SECONDARY SIDE DRIVE SIGNAL AND DRAIN SOURCES

Typical Performance Curves

FIGURE 17. LINE AND LOAD REGULATION FIGURE 18. EFFICIENCY vs INPUT AND LOAD

CURRENT, VIN = 36V

FIGURE 20. OUTPUT VOLTAGE RIPPLE AT 8A LOAD CURRENT, VIN = 60V

ISL6745EVAL1Z Layout

FIGURE 21. LAYER 1

FIGURE 22. LAYER 2

FIGURE 23. LAYER 3

ISL6745EVAL1Z Layout **(Continued)**

FIGURE 24. LAYER 4

ISL6745EVAL1Z Schematic

TABLE 1. BILL OF MATERIALS (Continued)