# RENESAS

## DATASHEET

### ISL80136

40V, Low Quiescent Current, High Accuracy, 50mA Linear Regulator

FN7970 Rev.4.00 Aug 8, 2019

The <u>ISL80136</u> is a high voltage, low quiescent current linear regulator ideally suited for "always-on" and "keep alive" applications. The ISL80136 operates from an input voltage of +6V to +40V under normal operating conditions, consuming only 18 $\mu$ A of quiescent current at no load.

The ISL80136 offers adjustable output voltages from 2.5V to 12V. It features an EN pin that can be used to put the device into a low-quiescent current shutdown mode where it draws only  $1.8\mu$ A of supply current. The device features over-temperature shutdown and current limit protection.

The ISL80136 is rated across the -40  $^\circ$ C to +125  $^\circ$ C temperature range and is available in an 8 lead EPSOIC with an exposed pad package.

### **Applications**

- Industrial
- Networking
- Telecom

### **Features**

- Wide VIN range of 6V to 40V
- Adjustable output voltage from 2.5V to 12V
- Ensured 50mA output current
- Ultra low 18µA typical quiescent current
- Low 1.8µA of typical shutdown current
- ±1% accurate voltage reference (over temperature, load)
- Low dropout voltage of 120mV at 50mA
- Low 26µV<sub>RMS</sub> noise
- 40V tolerant logic level (TTL/CMOS) enable input
- Stable operation with 10µF output capacitor
- 5kV ESD HBM rated
- · Thermal shutdown and current limit protection

### **Related Literature**

For a full list of related documents, visit our website:

• ISL80136 device page



FIGURE 1. TYPICAL APPLICATION



FIGURE 2. QUIESCENT CURRENT vs LOAD CURRENT (AT UNITY GAIN),  $V_{IN}$  = 14V



### **Block Diagram**



### **Ordering Information**

PART NUMBER ( <u>Notes 2, 3</u> )	PART MARKING	TEMP. RANGE (°C)	ENABLE PIN	OUTPUT VOLTAGE (V)	Tape and Reel (Units) ( <u>Note 1</u> )	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL80136IBEAJZ	80136 IBEAJZ	-40 to +125	Yes	ADJ	-	8 Ld EPSOIC	M8.15B
ISL80136IBEAJZ-T	80136 IBEAJZ	-40 to +125	Yes	ADJ	2.5k	8 Ld EPSOIC	M8.15B
ISL80136IBEAJZ-T7A	80136 IBEAJZ	-40 to +125	Yes	ADJ	250	8 Ld EPSOIC	M8.15B
ISL80136EVAL1Z	Evaluation Platfor	m					

NOTES:

1. See <u>TB347</u> for details about reel specifications.

2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), see the <u>ISL80136</u> device page. For more information about MSL, see <u>TB363</u>.

#### TABLE 1. KEY DIFFERENCES IN FAMILY OF 40V LDO PARTS

PART NUMBER	MINIMUM I <sub>OUT</sub>	IC PACKAGE
ISL80410	150mA	8 Ld EPSOIC
ISL80136	50mA	8 Ld EPSOIC
ISL80138	150mA	14 LD HTSSOP

### **Pin Configuration**





### **Pin Descriptions**

PIN #	PIN NAME	DESCRIPTION	
1	IN	Input voltage pin. A minimum 0.1µF X5R/X7R capacitor is required for proper operation. Range: 6V to 40V	
2, 3, 6	NC	Pins have internal termination and can be left unconnected. Connection to ground is optional.	
4	EN	High on this pin enables the device. Range: 0V to V <sub>IN</sub>	
5	GND	Ground pin.	
7	ADJ	This pin is connected to the external feedback resistor divider, which sets the LDO output voltage.	
8	OUT	Regulated output voltage. A 10µF X5R/X7R output capacitor is required for stability. Range: 0V to 12V	
-	PAD	It is recommended to solder the PAD to the ground plane.	



#### **Absolute Maximum Ratings**

IN Pin to GND Voltage	GND - 0.3V to +45V
OUT Pin to GND Voltage	GND - 0.3V to 16V
EN Pin to GND Voltage	GND - 0.3V to IN
ADJ Pin to GND Voltage	GND - 0.3V to3V
Output Short-circuit Duration	Indefinite
ESD Rating	
Human Body Model (Tested per JESD22-A114E).	5kV
Machine Model (Tested per JESD-A115-A)	200V
Charge Device Model (Tested per JESD22-C101C)	2.2kV
Latch-Up (Tested per JESD78B; Class II, Level A)	<b>1</b> 00mA

#### **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
8 Ld EPSOIC Package ( <u>Notes 4, 5</u> )	50	9
Maximum Junction Temperature		+150°C
Maximum Storage Temperature Range	65	°C to +175°C
Pb-Free Reflow Profile		see <u>TB493</u>

#### **Recommended Operating Conditions**

Ambient Temperature Range	-40°C to +125°C
IN Pin to GND Voltage	+6V to +40V
OUT Pin to GND Voltage	+2.5V to +12V
EN Pin to GND Voltage	0V to +40V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

4.  $\theta_{JA}$  is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See <u>TB379</u>.

5. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications** Recommended operating conditions, unless otherwise noted.  $V_{IN} = 14V$ ,  $I_{OUT} = 1$ mA,  $T_A = T_J = -40$  °C to +125 °C, unless otherwise noted. Typical specifications are at  $T_A = +25$  °C. **Boldface limits apply across the operating temperature range, -40** °C to +125 °C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
Input Voltage Range	V <sub>IN</sub>		6		40	V
Guaranteed Output Current	Ιουτ	V <sub>IN</sub> = V <sub>OUT</sub> + VDO	50			mA
ADJ Reference Voltage	V <sub>REF</sub>	EN = High, V <sub>IN</sub> = 14V, I <sub>OUT</sub> = 0.1mA to 50mA	1.211	1.223	1.235	v
Line Regulation	(V <sub>OUT</sub> low line - V <sub>OUT</sub> high line)/V <sub>OUT</sub> low line	6V < V <sub>IN</sub> < 40V, I <sub>OUT</sub> = 1mA		0.04	0.115	%
Load Regulation	(V <sub>OUT</sub> no load - V <sub>OUT</sub> high load)/V <sub>OUT</sub> no load	V <sub>IN</sub> = 14V, I <sub>OUT</sub> = 100µA to 50mA	_	0.25	0.5	%
Dropout Voltage ( <u>Note 6</u> )	ΔV <sub>DO</sub>	I <sub>OUT</sub> = 1mA, V <sub>OUT</sub> = 2.5V		10	38	mV
		I <sub>OUT</sub> = 50mA, V <sub>OUT</sub> = 2.5V		130	340	m٧
		I <sub>OUT</sub> = 1mA, V <sub>OUT</sub> = 5V		10	48	mV
		I <sub>OUT</sub> = 50mA, V <sub>OUT</sub> = 5V		120	350	mV
Shutdown Current	ISHDN	EN = LOW		1.8	3.64	μΑ
Quiescent Current	IQ	EN = HIGH, I <sub>OUT</sub> = 0mA		18	24	μA
		EN = HIGH, I <sub>OUT</sub> = 1mA		22	42	μA
		EN = HIGH, I <sub>OUT</sub> = 10mA		34	60	μA
		EN = HIGH, I <sub>OUT</sub> = 50mA		56	82	μA
Power Supply Rejection Ratio	PSRR	f = 100Hz; VIN_RIPPLE = 500mV <sub>P-P</sub> ; Load = 50mA		58		dB
Output Voltage Noise		$V_{IN} = 14V, V_{OUT} = 3.3V, C_{OUT} = 10\mu F, I_{OUT} = 10mA, BW = 100Hz to 100kHz$		26		μV <sub>RMS</sub>
EN FUNCTION						
EN Threshold Voltage	V <sub>EN_H</sub>	V <sub>OUT</sub> = Off to On			1.485	V
	V <sub>EN_L</sub>	V <sub>OUT</sub> = On to Off	0.935			v
EN Pin Current	I <sub>EN</sub>	V <sub>OUT</sub> = OV		0.026		μΑ
EN to Regulation Time ( <u>Note 7</u> )	t <sub>EN</sub>			1.65	1.93	ms



**Electrical Specifications** Recommended operating conditions, unless otherwise noted.  $V_{IN} = 14V$ ,  $I_{OUT} = 1$ mA,  $T_A = T_J = -40$  °C to +125 °C, unless otherwise noted. Typical specifications are at  $T_A = +25$  °C. **Boldface limits apply across the operating temperature range, -40** °C to +125 °C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 8</u> )	TYP	MAX ( <u>Note 8</u> )	UNIT
PROTECTION FEATURES						
Output Current Limit	ILIMIT	V <sub>OUT</sub> = 0V	60	118		mA
Thermal Shutdown	T <sub>SHDN</sub>	Junction Temperature Rising		+165		°C
Thermal Shutdown Hysteresis	T <sub>HYST</sub>			+20		°C

NOTES:

6. Dropout voltage is defined as (V\_{IN} - V\_{OUT}) when V\_{OUT} is 2% below the value of V\_OUT.

7. Enable to Regulation Time is the time the output takes to reach 95% of its final value with V<sub>IN</sub> = 14V and EN is taken from V<sub>IL</sub> to V<sub>IH</sub> in 5ns. The output voltage is set at 5V.

8. Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

















FIGURE 6. OUTPUT VOLTAGE vs TEMPERATURE (LOAD = 50mA)





ISL80136

80

70



### **Typical Performance Curves** $v_{IN} = 14V$ , $I_{OUT} = 1mA$ , $v_{OUT} = 5V$ , $T_J = +25$ °C unless otherwise specified.

ISL80136

**Typical Performance Curves**  $v_{IN} = 14V$ ,  $I_{OUT} = 1mA$ ,  $V_{OUT} = 5V$ ,  $T_J = +25$  °C unless otherwise specified. (Continued)



FIGURE 9. LOAD TRANSIENT RESPONSE



FIGURE 10. PSRR vs FREQUENCY FOR VARIOUS LOAD CURRENT, V<sub>OUT</sub> = 3.3V



FIGURE 11. PSRR vs FREQUENCY FOR VARIOUS LOAD CURRENT,  $V_{OUT} = 5V$ 



FIGURE 12. OUTPUT NOISE SPECTRAL DENSITY, IOUT = 10mA



FIGURE 13. OUTPUT NOISE SPECTRAL DENSITY, I<sub>OUT</sub> = 50mA



### **Functional Description**

#### **Functional Overview**

The ISL80136 is a high performance, high voltage, low-dropout regulator (LDO) with 50mA sourcing capability. The part is rated to operate across the -40  $^{\circ}$ C to +125  $^{\circ}$ C temperature range. Featuring ultra-low quiescent current, it makes an ideal choice for "always-on" applications. It works well under a "load dump condition" where the input voltage could rise up to 40V. The device also features current limit and thermal shutdown protection.

### **Enable Control**

When the ISL80136's Enable pin is pulled low, the IC goes into shutdown mode. In this condition, the device draws less than  $2\mu A$  of current. Driving the pin high turns the device on. Tie the EN pin directly to IN for "always on" operation.

#### **Current Limit Protection**

The ISL80136 has internal current limit functionality to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current largely independent of the output voltage. If the short or overload is removed from  $V_{OUT}$ , the output returns to normal voltage regulation mode.

#### **Thermal Fault Protection**

If the die temperature exceeds typically  $\pm 165$  °C, the output of the LDO shuts down until the die temperature cools down to typically  $\pm 145$  °C. The level of power dissipated, combined with the ambient temperature and the thermal impedance of the package, determine if the junction temperature exceeds the thermal shutdown temperature. Also see the section on <u>"Power Dissipation"</u>.

### **Application Information**

#### **Input and Output Capacitors**

Renesas recommends placing a ceramic capacitor (X5R or X7R) at the ISL80136's output to maintain stability. Route the ground connection of the output capacitor directly to the GND pin of the device and place it close to the IC. A minimum  $0.1\mu F$  (X5R or X7R) capacitor is recommended at the input.

#### **Output Voltage Setting**

The output voltage is programmed using an external resistor divider, as shown in Figure 14.



FIGURE 14. SETTING OUTPUT VOLTAGE

The output voltage is calculated using Equation 1:

$$V_{OUT} = 1.223V \times \left(\frac{R_1}{R_2} + 1\right)$$
 (EQ. 1)

### **Power Dissipation**

The junction temperature must not exceed the range specified in <u>"Recommended Operating Conditions" on page 4</u>. The power dissipation can be calculated using <u>Equation 2</u>:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
(EQ. 2)

The maximum allowable junction temperature,  $T_{J(MAX)}$  and the maximum expected ambient temperature,  $T_{A(MAX)}$  determine the maximum allowable junction temperature rise  $(\Delta T_{J})$ , as shown in Equation 3:

$$\Delta T_{J} = T_{J(MAX)} - T_{A(MAX)}$$
(EQ. 3)

To calculate the maximum ambient operating temperature, use the junction-to-ambient thermal resistance ( $\theta_{JA}$ ), as shown in Equation 4:

$$T_{J(MAX)} = P_{D(MAX)} \times \theta_{JA} + T_{A}$$
(EQ. 4)

#### **Board Layout Recommendations**

A good PCB layout is important to achieve expected performance. When placing the components and routing the trace, minimize the ground impedance and keep the parasitic inductance low. The input and output capacitors should have a good ground connection and be placed as close to the IC as possible. The ADJ feedback trace should be away from other noisy traces. Connect the exposed pad to the ground plane using as many vias as possible within the pad for the best thermal relief.



# **Revision History** The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
Aug 8, 2019	FN7970.4	Updated POD to the latest revision. Changes are as follows: -Updated L Millimeter minimum in detail A from 0.41 to 0.406. -Updated the following in the Side View: -Changed total package height Millimeter MIN and MAX values from: 1.43 MIN and 1.68 MAX to: 1.422 MIN and 1.700 MAX and Inches max from 0.066 to 0.067. -Changed A1 Inches MIN from: 0.001 to 0.0, and A1 Millimeters MIN from 0.03 to 0.0
Feb 20, 2019	FN7970.3	Updated title Updated Table 1 and moved to page 2. Updated Table 1 and moved to page 2. Updated the 6th bullet and added the 8th bullet in the features list. Updated Related Literature section. Updated ordering information table with tape and reel information to table and updated notes. Added Output Voltage Noise specification. Removed About Intersil section. Updated POD to the latest revision. Changes to POD are as follows: -Replace the graphics with a standard format (removing the dimension table). Updated disclaimer.
Aug 11, 2015	FN7970.2	Removed DFN package option throughout the datasheet. On page 1, updated Key Differences Table, Replaced "ADJ OR FIXED VOUT" Column with "IC PACKAGE" column. On page 2, updated Block Diagram, removed two resistors and switched polarity of EA. Electrical spec table on page 4: -Removed "C <sub>IN</sub> = $0.1\mu$ F, C <sub>OUT</sub> = $10\mu$ F" from the Electrical Specification heading. -Updated the ADJ Reference Voltage Test Condition IOUT value from "IOUT = $0.1m$ A" to "IOUT = $0.1m$ A to 50mA" -Updated the Line Regulation *Symbol, from " $\Delta V_{OUT}/\Delta V_{IN}$ " to "(V <sub>OUT</sub> low line - V <sub>OUT</sub> high line)/V <sub>OUT</sub> low line". *Test Conditions, from " $3V \le V_{IN} \le 40V$ , $I_{OUT} = 1m$ A" to "6V < $V_{IN} < 40V$ , $I_{OUT} = 1m$ A" -Updated the Load Regulation *Symbol, from " $\Delta V_{OUT}/\Delta I_{OUT}$ " to "(V <sub>OUT</sub> no load - V <sub>OUT</sub> high load)/V <sub>OUT</sub> no load" *Test Conditions from " $\Delta V_{OUT}/\Delta I_{OUT}$ " to "(V <sub>OUT</sub> no load - V <sub>OUT</sub> high load)/V <sub>OUT</sub> no load" *Test Conditions from " $\Delta V_{OUT}/\Delta I_{OUT}$ " to "(V <sub>OUT</sub> no load - V <sub>OUT</sub> high load)/V <sub>OUT</sub> no load" *Test Conditions from " $\Delta V_{OUT} + V_{DO}$ " to "V <sub>IN</sub> = 14V" -Updated Dropout Voltage Test Condition VOUT value (First two rows only) from "VOUT = 3.3V" to "VOUT = 2.5V". Updated Note 6 from "Dropout voltage is defined as (V <sub>IN</sub> - V <sub>OUT</sub> ) when V <sub>OUT</sub> is 2% below the value of V <sub>OUT</sub> " Removed Figure 9, "POWER SUPPLY REJECTION RATIO (LOAD = 50mA)" Added figures 10 through 13 on page 7.
Jan 31, 2012	FN7970.1	Added DFN package option throughout the datasheet.
Dec 15, 2011	FN7970.0	Initial Release.



## Package Outline Drawing M8.15B

For the most recent package outline drawing, see M8.15B.

8 Lead Narrow Body Small Outline Exposed Pad Plastic Package Rev 7, 5/19



feature must be located within the crosshatched area.

