

ISL8117DEMO2Z

Demonstration Board User Guide

UG021  
Rev 0.00  
April 20, 2015

**Description**

The ISL8117DEMO2Z demonstration board (shown in [Figure 1](#)) features the [ISL8117](#). The ISL8117 is a 60V high voltage synchronous buck controller that offers external soft-start, independent enable functions and integrates UV/OV/OC/OT protection. Its current mode control architecture and internal compensation network keep peripheral component count minimal. Programmable switching frequency ranging from 100kHz to 2MHz helps to optimize inductor size while the strong gate driver delivers up to 30A for the buck output.

**Specifications**

The ISL8117DEMO2Z demonstration board is designed for high current applications. The current rating of the ISL8117DEMO2Z is limited by the FETs and inductor selected. The ISL8117 gate driver is capable of delivering up to 20A for the buck output as long as the proper FETs and inductor are provided. The electrical ratings of ISL8117DEMO2Z are shown in [Table 1](#).

TABLE 1. ELECTRICAL RATINGS

PARAMETER	RATING
Input Voltage	18V to 60V
Switching Frequency	200kHz
Output Voltage	12V
Output Current	20A
OCP Set Point	Minimum 25A at ambient room temperature

**Key Features**

- Small, compact design
- Wide input range: 18V to 60V
- High light-load efficiency in pulse skipping DEM operation
- Programmable soft-start
- Optional DEM/CCM operation
- Supports prebias output with SR soft-start
- External frequency sync
- PGOOD indicator
- OCP, OVP, OTP, UVP protection

**References**

- The [ISL8117](#) datasheet

**Ordering Information**

PART NUMBER	DESCRIPTION
ISL8117DEMO2Z	High Voltage PWM Step-Down Synchronous Buck Controller

**Recommended Testing Equipment**

The following materials are recommended to perform testing:

- 0V to 60V power supply with at least 30A source current capability
- Electronic loads capable of sinking current up to 30A
- Digital Multimeters (DMMs)
- 100MHz quad-trace oscilloscope




FIGURE 1. ISL8117DEMO2Z DEMONSTRATION BOARD TOP




FIGURE 2. ISL8117DEMO2Z DEMONSTRATION BOARD BOTTOM

## Quick Test Guide

1. Jumper J5 provides the option to select CCM or DEM. Please refer to [Table 2](#) for the desired operating option. Ensure that the circuit is correctly connected to the supply and electronic loads prior to applying any power. Please refer to [Figure 4](#) for proper set-up.
2. Turn on the power supply.
3. Adjust input voltage  $V_{IN}$  within the specified range and observe output voltage. The output voltage variation should be within 3%.
4. Adjust load current within the specified range and observe output voltage. The output voltage variation should be within 3%.
5. Use an oscilloscope to observe output voltage ripple and phase node ringing. For accurate measurement, please refer to [Figure 3](#) for proper test set-up.

TABLE 2.

JUMPER #	POSITION	FUNCTION
J5	CCM (pins 1-2)	Continuous current mode
	DEM (pins 2-3)	Diode emulation mode
J6	(Pins 1-2)	Disable the PWM




FIGURE 3. PROPER PROBE SET-UP TO MEASURE OUTPUT RIPPLE AND PHASE NODE RINGING

## Functional Description

The ISL8117DEMO2Z is a compact design with high efficiency and high power density.

As shown in [Figure 4](#) on [page 3](#), 18V to 60V  $V_{IN}$  is supplied to J1 (+) and J2 (-). The regulated 12V output on J3 (+) and J4 (-) can supply up to 20A to the load. Due to high thermal efficiency, the demonstration board can run at 20A continuously without air flow in room temperature ambient condition.

As shown in [Table 2](#), connector J5 provides selection of either CCM mode (shorting pin 1 and pin 2) or DEM mode (shorting pin 2 and pin 3). Connector J6 provides an option to disable the converter by shorting its pin 1 and pin 2.

## Operating Range

The input voltage range is from 18V to 60V for an output voltage of 12V. If the output voltage is set to a lower value, the minimum  $V_{IN}$  can be reset to a lower value by changing the ratio of  $R_4$  and  $R_5$ . The minimum EN threshold that  $V_{IN}$  can be set to is 4.5V.

The rated load current is 20A with the OCP point set at minimum 25A at room temperature ambient conditions.

The temperature operating range is  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Please note that air flow is needed for higher temperature ambient conditions.

## Evaluating the Other Output Voltages

The ISL8117DEMO2Z kit output is preset to 12V, however, the output can be adjusted from 5V to 24V. The output voltage programming resistor,  $R_2$ , will depend on the desired output voltage of the regulator and the value of the feedback resistor  $R_1$ , as shown in [Equation 1](#).

$$R_2 = R_1 \left( \frac{0.6}{V_{OUT} - 0.6} \right) \quad (\text{EQ. 1})$$

[Table 3](#) shows the component selection that should be used for the respective  $V_{OUT}$  of 5V, 12V and 24V.

TABLE 3. EXTERNAL COMPONENT SELECTION

$V_{OUT}$	$R_2$	$R_4$	$R_7$	$L_1$	$C_6$	$V_{IN}$ RANGE	MAX $I_{OUT}$
5V	5.9k	36k	7.5k	IHLP6767GZER3R3M11, 3.3 $\mu\text{H}$ /35A	150pF	8V~60V	20A
12V	2.26k	90.9k	7.5k	IHLP6767GZER5R6M11, 5.6 $\mu\text{H}$ /28A	220pF	18V~60V	20A
24V	1.1k	150k	3.3k	IHLP6767GZER100M11, 10 $\mu\text{H}$ /19A	470pF	28V~60V	10A

## Layout Guidelines

Careful attention to layout requirements is necessary for successful implementation of an ISL8117 based DC/DC converter. The ISL8117 switches at a very high frequency and therefore the switching times are very short. At these switching frequencies, even the shortest trace has significant impedance. Also, the peak gate drive current rises significantly in an extremely short time. Transition speed of the current from one device to another causes voltage spikes across the interconnecting impedances and parasitic circuit elements. These voltage spikes can degrade efficiency, generate EMI and increase device overvoltage stress and ringing. Careful component selection and proper PC board layout minimizes the magnitude of these voltage spikes.

There are three sets of critical components in a DC/DC converter using the ISL8117: the controller, the switching power components and the small signal components. The switching power components are the most critical from a layout point of view because they switch a large amount of energy which tends to generate a large amount of noise. The critical small signal components are those connected to sensitive nodes or those supplying critical bias currents. A multilayer printed circuit board is recommended.

## Layout Considerations

1. The input capacitors, upper FET, lower FET, inductor and output capacitor should be placed first. Isolate these power components on dedicated areas of the board with their ground terminals adjacent to one another. Place the input high frequency decoupling ceramic capacitors very close to the MOSFETs.
2. If signal components and the IC are placed in a separate area to the power train, it is recommend to use full ground planes in the internal layers with shared SGND and PGND to simplify the layout design. Otherwise, use separate ground planes for power ground and small signal ground. Connect the SGND and PGND together close to the IC. **DO NOT** connect them together anywhere else.
3. The loop formed by the input capacitor, the top FET and the bottom FET must be kept as small as possible.
4. Ensure the current paths from the input capacitor to the MOSFET, to the output inductor and the output capacitor are as short as possible with maximum allowable trace widths.
5. Place the PWM controller IC close to the lower FET. The LGATE connection should be short and wide. The IC can be best placed over a quiet ground area. Avoid switching ground loop currents in this area.
6. Place VCC5V bypass capacitor very close to the VCC5V pin of the IC and connect its ground to the PGND plane.
7. Place the gate drive components - optional BOOT diode and BOOT capacitors - together near the controller IC.
8. The output capacitors should be placed as close to the load as possible. Use short wide copper regions to connect output capacitors to load to avoid inductance and resistances.
9. Use copper filled polygons or wide but short trace to connect the junction of upper FET, lower FET and output inductor. Also keep the PHASE node connection to the IC short. **DO NOT** unnecessarily oversize the copper islands for the PHASE node. Since the phase nodes are subjected to very high  $dv/dt$  voltages, the stray capacitor formed between these islands and the surrounding circuitry will tend to couple switching noise.
10. Route all high speed switching nodes away from the control circuitry.
11. Create a separate small analog ground plane near the IC. Connect the SGND pin to this plane. All small signal grounding paths including feedback resistors, current limit setting resistor, soft starting capacitor and EN pull-down resistor should be connected to this SGND plane.
12. Separate the current sensing trace from the PHASE node connection.
13. Ensure the feedback connection to the output capacitor is short and direct.




FIGURE 4. PROPER TEST SET-UP

**Typical Demonstration Board Performance Curves**  $V_{IN} = 48V, V_{OUT} = 12V$ , unless otherwise noted.




FIGURE 5. CCM EFFICIENCY vs LOAD,  $V_{OUT} = 5V$




FIGURE 6. DEM EFFICIENCY vs LOAD,  $V_{OUT} = 5V$




FIGURE 7. LOAD REGULATION,  $V_{OUT} = 5V$




FIGURE 8. CCM EFFICIENCY vs LOAD




FIGURE 9. DEM EFFICIENCY vs LOAD

**Typical Demonstration Board Performance Curves**  $V_{IN} = 48V, V_{OUT} = 12V$ , unless otherwise noted. (Continued)




FIGURE 10. CCM MODE LOAD REGULATION




FIGURE 11. CCM MODE LINE REGULATION




FIGURE 12. INPUT CURRENT COMPARISON WITH MODE = CCM/DEM




FIGURE 13. PHASE, LGATE, CLKOUT AND INDUCTOR CURRENT WAVEFORMS,  $V_{IN} = 48V, I_{OUT} = 0A$




FIGURE 14. OUTPUT RIPPLE, CCM MODE




FIGURE 15. OUTPUT RIPPLE, DEM MODE



**Typical Demonstration Board Performance Curves**  $V_{IN} = 48V, V_{OUT} = 12V$ , unless otherwise noted. (Continued)




FIGURE 16. CCM START-UP WAVEFORMS:  $V_{IN} = 48V, I_0 = 0A$




FIGURE 17. DEM START-UP WAVEFORMS:  $V_{IN} = 48V, I_0 = 0A$




FIGURE 18. CCM START-UP WAVEFORMS:  $V_{IN} = 48V, I_0 = 0A$




FIGURE 19. DEM START-UP WAVEFORMS:  $V_{IN} = 48V, I_0 = 0A$




FIGURE 20. TRACKING WAVEFORMS,  $V_{IN} = 48V, I_0 = 0A$




FIGURE 21. FREQUENCY SYNCHRONIZATION WAVEFORMS,  $V_{IN} = 48V, I_0 = 0A$

**Typical Demonstration Board Performance Curves**  $V_{IN} = 48V, V_{OUT} = 12V$ , unless otherwise noted. (Continued)




FIGURE 22. LOAD TRANSIENT;  $V_{IN} = 48V, I_O = 0A \text{ TO } 20A, 1A/\mu s$ , CCM MODE




FIGURE 23. SHORT-CIRCUIT WAVEFORMS,  $V_{IN} = 48V$

# Schematic




FIGURE 24. ISL8117DEMO2Z SCHEMATIC



# ISL8117DEMO2Z Bill of Materials

MANUFACTURER PART	QTY	UNITS	REFERENCE DESIGNATOR	DESCRIPTION	MANUFACTURER
ISL8117DEMO2ZREVAPCB	1	ea		PWB-PCB, ISL8117DEMO2Z, REVA, ROHS	SHENZHEN MULTILAYER PCB TECHNOLOGY CO., LTD
CGA9N3X7S2A106K230KB	8	ea	C12, C23, C24, C25, C26, C27, C28, C29	CAP, SMD, 2220, 10µF, 100V, 10%, X7S, AEC-Q200, ROHS	TDK
GRM32ER71E226KE15L	12	ea	a) C8, C9, C10, C30, C31, C32, C33, C34, C35	CAP, SMD, 1210, 22µF, 25V, 10%, X7R, ROHS	MURATA
GRM32ER71E226KE15L	0	ea	b) C36, C37, C38	CAP, SMD, 1210, 22µF, 25V, 10%, X7R, ROHS	MURATA
C0603X7R101-104KNE	2	ea	C4, C21	CAP, SMD, 0603, 0.1µF, 100V, 10%, X7R, ROHS	VENKEL
GRM39X7R104K025AD	2	ea	C5, C20	CAP, SMD, 0603, 0.1µF, 25V, 10%, X7R, ROHS	MURATA
C1608X5R1H105K	2	ea	C2, C22	CAP, SMD, 0603, 1µF, 50V, 10%, X5R, ROHS	TDK
ECJ-1VB1A106M	2	ea	C1, C17	CAP, SMD, 0603, 10µF, 10V, 20%, X5R, ROHS	PANASONIC
GRM188R71H221KA01D	1	ea	C6	CAP, SMD, 0603, 220pF, 50V, 10%, X7R, ROHS	MURATA
GRM188R71E473KA01D	1	ea	C3	CAP, SMD, 0603, 0.047µF, 25V, 10%, X7R, ROHS	MURATA
CGA6M3X7S2A475K200AB	2	ea	C39, C40	CAP, SMD, 1210, 4.7µF, 100V, 10%, X7S, ROHS	TDK
EEE-FP1V331AP	1	ea	C11	CAP, SMD, 10x10.2mm, 330µF, 35V, 20%, ALUM.ELEC., ROHS	PANASONIC
IHLP6767GZER5R6M11	1	ea	L1	COIL-PWR INDUCTOR, SMD, 17.15mm <sup>2</sup> , 5.6µH, 20%, 28A, ROHS	VISHAY
68000-236HLF	1	ea	J5	CONN-HEADER, 1x3, BREAKAWY 1X36, 2.54mm, ROHS	BERG/FCI
69190-202HLF	1	ea	J6	CONN-HEADER, 1X2, RETENTIVE, 2.54mm, 0.230X 0.120, ROHS	BERG/FCI
SPC02SYAN	2	ea	J5, J6	CONN-JUMPER, SHORTING, 2PIN, BLACK, GOLD, ROHS	SULLINS
MBR1H100SFT3G	1	ea	D1	DIODE-RECTIFIER, SMD, 2P, SOD-123FL, 100V, 1A, ROHS	ON SEMICONDUCTOR
ISL80138IVEAJZ	1	ea	U3	IC-40V LDO ADJ. LINEAR REGULATOR, 14P, HTSSOP, ROHS	INTERSIL
ISL8117FRZ	1	ea	U2	IC-55V SWITCHING CONTROLLER, 16P, QFN, ROHS	INTERSIL
BSC067N06LS3G	3	ea	Q2, Q3, Q4	TRANSISTOR-MOS, N-CHANNEL, 8P, PG-TDSON-8, 60V, 50A, ROHS	INFINEON TECHNOLOGY
ERJ-3EKF20R0V	2	ea	R9, R15	RES, SMD, 0603, 20Ω, 1/10W, 1%, TF, ROHS	PANASONIC
CR0603-10W-000T	1	ea	R23	RES, SMD, 0603, 0Ω, 1/10W, TF, ROHS	VENKEL
RK73H1JT1002F	3	ea	R5, R19, R21	RES, SMD, 0603, 10k, 1/10W, 1%, TF, ROHS	KOA
CR0603-10W-1003FT	1	ea	R14	RES, SMD, 0603, 100k, 1/10W, 1%, TF, ROHS	VENKEL
CR0603-10W-2003FT	1	ea	R6	RES, SMD, 0603, 200k, 1/10W, 1%, TF, ROHS	VENKEL
RC0603FR-072K26L	1	ea	R2	RES, SMD, 0603, 2.26k, 1/10W, 1%, TF, ROHS	YAGEO
RC0603FR-0730K9L	1	ea	R20	RES, SMD, 0603, 30.9k, 1/10W, 1%, TF, ROHS	YAGEO
CR0603-10W-3601FT	1	ea	R3	RES, SMD, 0603, 3.6k, 1/10W, 1%, TF, ROHS	VENKEL
RC0603FR-0743K2L(Pb-free)	1	ea	R1	RES, SMD, 0603, 43.2k, 1/10W, 1%, TF, ROHS	YAGEO
CR0603-10W-7501FT	1	ea	R7	RES, SMD, 0603, 7.5k, 1/10W, 1%, TF, ROHS	VENKEL

## ISL8117DEMO2Z Bill of Materials (Continued)

MANUFACTURER PART	QTY	UNITS	REFERENCE DESIGNATOR	DESCRIPTION	MANUFACTURER
ERJ-3EKF9092V	1	ea	R4	RES, SMD, 0603, 90.9k, 1/10W, 1%, TF, ROHS	PANASONIC
7795	2	ea	J1, J2	HDWARE, TERMINAL, M4 METRIC SCREW, TH, 4P, SNAP-FIT, ROHS	KEYSTONE
7798	2	ea	J3, J4	HDWARE, TERMINAL, M4 METRIC SCREW, TH, 6P, SNAP-FIT, ROHS	KEYSTONE
SJ-5003SPBL	4	ea	Bottom four corners	BUMPONS, 0.44inW x 0.20inH, DOMETOP, BLACK	3M
	0	ea	Q1	DO NOT POPULATE OR PURCHASE	

# ISL8117DEMO2Z PCB Layout




FIGURE 25. TOP LAYER




FIGURE 26. SECOND LAYER (SOLID GROUND)




FIGURE 27. THIRD LAYER




FIGURE 28. BOTTOM LAYER

# ISL8117DEMO2Z PCB Layout (Continued)




FIGURE 29. SILKSCREEN TOP




FIGURE 30. SILKSCREEN BOTTOM