RENESAS

ISL8118EVAL1Z

Using the ISL8118 PWM Controller Evaluation Board

Introduction

The ISL8118 is a single-phase PWM controller for a synchronous buck converter with an integrated MOSFET driver that operates from +3.3V to +20V bias supply voltage. Utilizing voltage-mode operation with input voltage feed-forward compensation, the ISL8118 maintains a constant loop gain, providing optimal transient response for applications with a wide input operating voltage range.

The controller features the ability to safely start-up into prebiased output loads and provides protection against overcurrent fault events. Overcurrent protection is implemented using both topside and bottomside MOSFET r_{DS(ON)} sensing, eliminating the need for a current sensing resistor. Dual sensing allows the ISL8118 to detect overcurrent faults at the very low and very high duty cycles that can result from the ISL8118's wide input range.

The ISL8118 evaluation board highlights the operations of the controller in a DC/DC application.

ISL8118 Reference Design

The evaluation board is designed to optimize for the output voltage and current specifications shown in Table [1.](#page-0-0)

TABLE 1. ISL8118 EVALUATION BOARD DESIGN PARAMETERS

Design Procedure

The following sections illustrate simple design steps and component selections for a converter using the ISL8118.

Output Inductor Selection

The output inductor is chosen by the desired inductor ripple current, which is typically set to be approximately 35% of the rated output current. The desired output inductor can be calculated using Equation [1:](#page-0-1)

$$
L = \frac{V_{IN} - V_{OUT}}{\Delta I} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_{SW}}
$$

= $\frac{14.4 - 1.8}{0.35 \cdot 25} \times \frac{1.8}{14.4} \times \frac{1}{300 \times 10^3}$ (EQ. 1)
= 0.6_µH

USER'S MANUAL

AN1489 Rev 0.00 June 20, 2009

In the evaluation board, a 0.68 μ H inductor with a 1.6m Ω DCR (Vishay's IHLP5050FD-R68) is employed. This yields approximately 1W conduction loss in the inductor.

Output Capacitor Selection

The output capacitors are generally selected by the output voltage ripple and load transient response requirements. ESR and capacitor charge are major contributions to the output voltage ripple. Assuming that the total output capacitance is sufficient, then the output voltage ripple is dominated by the ESR, which can be calculated using Equation [2.](#page-0-2)

 $V_{\text{RIPPLE}} = \Delta I_{\text{L}} \cdot \text{ESR}$ (EQ. 2)

To meet the $30mV_{P-P}$ output voltage ripple requirement, the effective ESR should be less than $3.5 \text{m}\Omega$.

The output voltage response to a transient load is contributed from ESL, ESR and the amount of output capacitance. With V_{IN} >> V_{OUT} , the amplitude of the voltage excursions can be approximated using Equation [3:](#page-0-3)

$$
\Delta V = \frac{L \cdot I_{tran}^2}{C_{OUT} \cdot V_{OUT}}
$$
 (EQ. 3)

With 0.68µH inductor and 0A to 25A step load, the total output capacitance of 1600µF is required for 150mV output voltage transient. In the evaluation board, five of Sanyo's 6TPF330M9L are employed.

Input Capacitor Selection

The input bulk capacitors selection criteria are based on the capacitance and RMS current capability. The RMS current rating requirement for the input capacitor is approximated in Equation [4:](#page-0-5)

$$
I_{IN(RMS)} = \sqrt{I_0^2(D - D^2) + \frac{\Delta I^2}{12}D} \qquad D = \frac{V_O}{VIN} \qquad (EQ.4)
$$

In this application, the RMS current for the input capacitor is 8.98A; therefore, two of Nippon Chemi-con's EKZE350ELL561MJ25S are used.

Small ceramic capacitors for high frequency decoupling are also required to control the voltage overshoot across the MOSFETs.

MOSFET Selection

The ISL8118 requires two N-Channel power MOSFETs as the main and the synchronous switches. These should be selected based on $r_{DS(ON)}$, gate supply requirements and thermal management requirements.

The total power loss on MOSFET consists of conduction loss and switching loss, as shown in Equation [5:](#page-0-4)

 $P_{MOSFET(TOT)} = P_{cond} + P_{sw}$ (EQ. 5)

In this relatively small duty cycle design, the low-side MOSFET conducts current most of the time. To optimize the converter efficiency, select the high-side MOSFET with low gate charge for fast switching transition and low-side MOSFET with low $r_{DS(ON)}$.

The budget power losses in each high-side and low-side MOSFETs are 1W.

LOW-SIDE MOSFET SELECTION

The low-side MOSFET's RMS current is approximated in Equation [6:](#page-1-1)

$$
I_{L(RMS)} = I_{OUT} \cdot \sqrt{1 - D} \cdot \sqrt{1 + \frac{1}{12} \cdot \left(\frac{\Delta I_L}{I_{OUT}}\right)^2} \approx 23.1A
$$
 (EQ. 6)

Assuming a target conduction loss of 0.7W in the low-side MOSFET, the total ON-resistance of the low-side MOSFETs must be approximately less than $1.3 \text{m}\Omega$. Two of Infineon's BSC018N04LS are employed in the evaluation board. The conduction loss in the low-side MOSFETs can be calculated using Equation [7:](#page-1-8)i

$$
P_{BFET(cond)} = I_{L(RMS)}^{2} \cdot r_{DS(ON)} \Big|_{BFET} = 0.67W
$$
 (EQ. 7)

The switching loss in the low-side MOSFETs is dominated by the loss in body diode, which can be calculated using Equation [8:](#page-1-2)

$$
P_{\text{diode}} = I_0 \cdot t_D \cdot V_F \cdot F_{SW} = 0.54W \tag{EQ.8}
$$

Where t_D is the total dead time in each switching period $(\sim 60 \text{ns})$ and V_F is the forward voltage drop of MOSFET's body diode.

The total power dissipation in the low-side MOSFETs is calculated using Equation [9:](#page-1-3)

$$
P_{BFET(TOT)} = 1.21W
$$
 (EQ. 9)

HIGH-SIDE MOSFET SELECTION

For the high-side MOSFET selection, first we assume that the conduction loss and the switching loss contribute evenly to the total power dissipation.

The high-side MOSFET's RMS current is approximated using Equation [10:](#page-1-4)

$$
I_{T(RMS)} = I_{OUT} \cdot \sqrt{D} \cdot \sqrt{1 + \frac{1}{12} \cdot \left(\frac{\Delta I_L}{I_{OUT}}\right)^2} \approx 10A
$$
 (EQ. 10)

Hence, the required ON-resistance of the high-side MOSFET is 5mΩ. Two of Infineon's BSC059N04LS are selected. The conduction loss in the high-side MOSFET is calculated using Equation [11](#page-1-0):

$$
P_{\text{TFET}(\text{cond})} = I_{\text{T}(\text{RMS})}^{2} \cdot r_{\text{DS}(\text{ON})}\Big|_{\text{TFET}} = 0.425W \quad (\text{EQ. 11})
$$

The switching loss in the high-side MOSFET can be approximated using Equation [12:](#page-1-5)

$$
P_{TFET(SW)} = \frac{1}{2} \cdot I_0 \cdot V_{1N} \cdot t_{tr} \cdot F_{SW} + \frac{1}{2} \cdot 2 \cdot C_{OSS} \cdot V_{1N}^2 \cdot F_{SW}
$$

= 0.34W (EQ. 12)

where t_{tr} is the combined ON and OFF MOSFET transition times.

The total power dissipation in high-side MOSFET is shown in Equation [13:](#page-1-6)

 $P_{TFET(TOT)} = 0.765W$ (EQ. 13)

Overcurrent Protection Setting

The ISL8118 monitors both the top side MOSFET and bottom side MOSFET for overcurrent events. Dual sensing allows the ISL8118 to detect overcurrent faults at the very low and very high duty cycles that can result from the ISL8118's wide input range. The OCP function is enabled with the drivers at start-up.

BOTTOM SIDE OCP

A resistor(R_{BSOC}) and a capacitor(C_{BSOC}) between the BSOC pin and the source of the bottom side MOSFETs set the bottom side source and sinking current limits. A $100\mu A$ current source develops a voltage across the resistor which is then compared with the voltage developed across the bottom side MOSFET during the conduction period. A capacitor (C_{BSOC}) of 1000pF or greater should be used in parallel with RBSOC.

The OCP trip point varies mainly due to MOSFET $r_{DS(ON)}$ variations and layout noise concerns. To avoid overcurrent tripping in the normal operating load range, find the R_{BSOC} resistor from Equation [14](#page-1-7) with:

- 1. The maximum $r_{DS(ON)}$ at the highest junction temperature
- 2. The minimum I_{BSOC} from the specifications table in the datasheet

Determine the overcurrent trip point greater than the maximum output continuous current at maximum inductor ripple current.

Simple Bottom side OCP Equation

$$
R_{\text{BSOC}} = \frac{{I_{\text{OC}} \text{source}} \cdot r_{\text{DS(ON)}}}{100 \mu \text{A}}
$$

Detailed OCP Equation

$$
R_{\text{BSOC}} = \frac{\left(I_{\text{OC_SOUNCE}} + \frac{\Delta I}{2}\right) \bullet r_{\text{DS(ON)}}|_{\text{BFET}}}{I_{\text{BSOC}} \bullet N_{\text{B}}}
$$

(EQ. 14)

 N_B = NUMBER OF BOTTOM-SIDE MOSFETs

$$
\Delta I = \frac{V_{IN} - V_{OUT}}{F_{SW} \cdot L_{OUT}} \cdot \frac{V_{OUT}}{V_{IN}}
$$

With two of Infineon's BSC018N04LS as the bottom-side MOSFETs and R_{BSOC} of 511 Ω , the bottom-side overcurrent trip point on the evaluation board has been approximately set to 35A.

TOP SIDE OCP

A resistor (R_{TSOC}) and a capacitor (C_{TSOC}) between the TSOC pin and the drain of the top side MOSFETs set the top side sourcing current limits. A $100\mu A$ current source develops a voltage across the resistor R_{TSOC} which is then compared with the voltage developed across the top side MOSFET while on. A capacitor (C_{TSOC}) of 1000pF or greater should be used in parallel with R_{TSOC} .

Simple Bottom Side OCP Equation

RTSOC I OC_SOURCE r DS ON TFET ¹⁰⁰^A ⁼ -- **Detailed OCP Equation**

$$
R_{TSOC} = \frac{\left(I_{OC_SOUNCE} + \frac{\Delta I}{2}\right) \cdot r_{DS(ON)}|_{TFET}}{r_{TSOC} \cdot N_T}
$$
 (EQ. 15)

 N_T = NUMBER OF TOP-SIDE MOSFETs

$$
\Delta I = \frac{V_{IN} - V_{OUT}}{F_{SW} \cdot L_{OUT}} \cdot \frac{V_{OUT}}{V_{IN}}
$$

With two of Infineon's BSC059N04LS as the top-side MOSFETs and R_{TSOC} of 1.59k Ω , the top-side overcurrent trip point on the evaluation board has been approximately set to 35A.

Voltage Margining

When MARGIN is pulled high or low, the positive or negative margining functionality is respectively enabled. When MARGIN is left floating, the function is disabled. Upon positive margining, an internal buffer drives the OFSN pin from VCC to maintain OFSP at 0.591V. The resistor divider, R_{MARG} and R_{OFSP}, causes the voltage at OFSN to be increased. Similarly, upon negative margining, an internal buffer drives the OFSP pin from VCC to maintain OFSN at 0.591V. The resistor divider, R_{MARG} and R_{OFSN}, causes the voltage at OFSP to be increased. In both modes, the voltage difference between OFSP and OFSN is then sensed with an instrumentation amplifier and is converted to the desired margining voltage by a 5:1 ratio.

A desired percentage change in the output voltage when using the internal 0.591V reference can be calculated from Equation [16:](#page-2-3)

$$
V_{M-POS} = 20 \times \frac{R_{MARG}}{R_{OFS}} = 16.95
$$
\n
$$
V_{M-NEG} = 20 \times \frac{R_{MARG}}{R_{OFS}} = 16.95
$$
\n(EQ. 16)

Setting Input UVLO

The input voltage can be monitored through the enable pin. Programmable enable's hysteresis can be achieved with the internal 10µA sink current and an external resistor divider. Setting the ISL8118 to be enabled at an input voltage of 4.2V

with 0.5V hysteresis, resistor divider network is expressed in Equation [17:](#page-2-4)

$$
R_{up} = \frac{V_{EN_{\perp}HYS}}{I_{EN_{\perp}HYS}} = 49.9 k\Omega
$$
\n
$$
R_{down} = \frac{R_{UP} \cdot V_{EN_{\perp}REF}}{V_{EN_{\perp}RTH} - V_{EN_{\perp}HYS} - V_{EN_{\perp}REF}} = 7.15 k\Omega
$$
\n(EQ. 17)

Feedback Compensator

A Type-III network is recommended for compensating the feedback loop. Figure [1](#page-2-0) shows Type-III compensation configuration for the ISL8118.

With the inductor and output capacitor selected as described in the previous sections, the poles and zero of the power stage can be summarized in Equation [18:](#page-2-1)

$$
F_0 = \frac{1}{2 \times \pi \times \sqrt{L \times C}} = 4.75kHz
$$

\n
$$
F_{ESR} = \frac{1}{2 \times \pi \times C \times ESR} = 53.6kHz
$$
 (EQ. 18)

1. With a value of 1.07k Ω for R_{FB}, select R_{OS} for the target output voltage of 1.8V using Equation [19](#page-2-2):

$$
R_{OS} = R_{FB} \times \frac{V_{REF}}{V_{OUT} - V_{REF}}
$$
\n
$$
= 523 \Omega
$$
\n(EQ. 19)

2. With the desired feedback loop bandwidth at approximately 50kHz, R_2 can be calculated using Equation [20](#page-3-2), setting R_1 to $2k\Omega$:

$$
R_2 = \frac{V_{\text{OSC}} \cdot R_1 \cdot F_{BW}}{d_{\text{max}} \cdot V_{\text{IN}} \cdot F_0} \cdot \frac{(R_{\text{OS}} + R_{\text{FB}})}{R_{\text{OS}}}
$$
(EQ. 20)
= 10kΩ

3. Select C_1 such that F_{Z1} is located at 3.5kHz:

$$
C_1 = \frac{1}{2\pi \cdot R_2 \cdot 3.5 \times 10^3}
$$
 (EQ. 21)

$$
\approx 4.7 \text{ nF}
$$

4. Select C_2 such that F_{P1} is located at F_{ESR} :

$$
C_2 = \frac{C_1}{2\pi \cdot R_2 \cdot C_1 \cdot F_{ESR} - 1}
$$
 (EQ. 22)
\n
$$
\approx 270pF
$$

5. Select R_3 such that F_{Z2} is located at F_{LC} and F_{P2} is located at 150kHz:

$$
R_3 = \frac{R_1}{\frac{150 \times 10^3}{F_0} - 1} \approx 64.9 \Omega
$$

$$
C_3 = \frac{1}{2\pi \cdot R_3 \cdot 150 \times 10^3} \approx 15 \text{ nF}
$$
 (EQ. 23)

A more detailed explanation of designing compensation [networks for buck converters with voltage mode control can be](http://www.intersil.com/data/tb/tb417.pdf) found in TB417 entitled "Designing Stable Compensation Networks for Single Phase Voltage Mode Buck Regulators".

Evaluation Board Performance

Figure [2](#page-3-1) shows a photograph of the ISL8118EVAL1Z.

FIGURE 2. ISL8118EVAL1Z

Power and Load Connections

Terminals J1 and J2 are connected to the input of the power stage. For single rail supply, the IC bias supply can be tied to the converter input supply through pin 1 and 2 of the Jumper J8. When using separate supplies, provide the IC bias voltage to terminal J6 with pins 2 and pin 3 of J8 connected together. The load can be connected to terminal J3 and J4. TP4 and TP5 can be used for DMM to measure output voltage. The

toggle switch, SW1, can be used to enable/disable the controller.

Start-up

When the voltages at V_{CC} , P_{VCC} , V_{FF} and EN of ISL8118 exceed their rising POR thresholds, a 38A current source driving the SS pin is enabled. Figure [3](#page-3-0) shows the start-up profile of the ISL8118 in relation to the start-up of the 12V input supply and the bias supply..

FIGURE 3. SOFT-START

Soft-Start with Pre-Biased Output

If the output is pre-biased to a voltage less than the expected value, the ISL8118 will detect that condition. Drivers are held in tri-state (TGATE pulled to LX, BGATE pulled to PGND) at the beginning of a soft-start cycle until the COMP signal exceeds the bottom of the oscillator ramp. The bottom-side MOSFET is turned on first for 200ns to charge the bootstrap capacitor. This method of driver activation provides support for start-up into prebiased loads by not activating the drivers until the control loop has entered its linear region, thereby substantially reducing output transients that would otherwise occur had the drivers been activated at the beginning of the soft-start cycle.

Output Ripple

Figure [5](#page-4-0) shows the ripple voltage on the output of the regulator.

FIGURE 5. OUTPUT RIPPLE (20MHz BW)

Transient Performance

Figures [6](#page-4-2), [7](#page-4-3) and [8](#page-4-4) show the response of the output voltage when subjected to transient loading from 0A to 25A at 1A/µs.

FIGURE 6. TRANSIENT RESPONSE

FIGURE 7. TRANSIENT RESPONSE

FIGURE 8. TRANSIENT RESPONSE

Efficiency

ISL8118 based regulators enable the design of highly efficient systems. The efficiency of the evaluation board using a 12V input supply is shown in Figure [9](#page-4-1).

FIGURE 9. EVALUATION BOARD EFFICIENCY (V_{OUT} = 1.8V)

Voltage Margining

By pulling MARGIN high or low, the positive or negative margining funtionality is respectively enabled. Waveforms are included in Figures [10](#page-5-0) and [11](#page-5-1).

FIGURE 10. MARGINING UP

FIGURE 11. MARGINING DOWN

References

[For Intersil documents available on the web, go to](http://www.intersil.com/) [http://www.intersil.com/.](http://www.intersil.com/)

- 1. ISL8118 Data Sheet "3.3V to 20V, Single-Phase PWM [Controller with Integrated 2A/4A MOSFET Drivers", Intersil](http://www.intersil.com/cda/deviceinfo/0,1477,ISL8104,0.html) Corporation
- 2. Tech Brief TB417 , "Designing Stable Compensation [Networks for Single Phase Voltage Mode Buck Regulators",](http://www.intersil.com/data/tb/tb417.pdf) Intersil Corporation

AN1489 Rev 0.00
June 20, 2009 June 20, 2009 AN1489 Rev 0.00

RENESAS

Page 7 of 12 Page 7 of 12

ISL8118EVAL1Z Bill of Materials

ISL8118EVAL1Z Bill of Materials **(Continued)**

ISL8118EVAL1Z Printed Circuit Board Layers

FIGURE 12. TOP SILK SCREEN

FIGURE 13. TOP LAYER

FIGURE 14. LAYER 2

ISL8118EVAL1Z Printed Circuit Board Layers **(Continued)**

FIGURE 15. LAYER 3

FIGURE 16. BOTTOM LAYER

FIGURE 17. BOTTOM SILKSCREEN

