

ISL81806EVAL1Z

Evaluation Board

The ISL81806EVAL1Z dual-phase evaluation board (shown in [Figure 4\)](#page-5-0) features the ISL81806, an 80V high voltage dual synchronous buck controller, optimized for E-mode GaN FET, with external soft-start, independent enable functions and UV/OV/OC/OT protection. A programmable switching frequency ranging from 100kHz to 2MHz helps to optimize the inductor size while the strong gate driver delivers up to 20A for the buck output.

Key Features

- Wide input range: 18V to 80V
- High light-load efficiency in pulse skipping DEM operation
- Programmable soft-start
- Optional DEM/PWM operation
- Optional CC/HICCUP OCP protection
- Supports pre-bias output with soft-start
- PGOOD indicator
- OVP, OTP, and UVP protection
- Back-biased from output to improve efficiency

Specifications

The ISL81806EVAL1Z dual-phase evaluation board is designed for high current applications. The current rating of the ISL81806EVAL1Z is limited by the FETs and inductor selected. The ISL81806EVAL1Z electrical ratings are shown in [Table 1.](#page-0-0)

Table 1. ISL81806EVAL1Z Electrical Ratings

Ordering Information

Related Literature

For a full list of related documents, visit our website:

BL81806 device page

Figure 1. ISL81806EVAL1Z Block Diagram

1. Functional Description

The ISL81806EVAL1Z is the same test board used by Renesas application engineers and IC designers to evaluate the performance of the ISL81806. The board provides an easy and complete evaluation of all the IC and board functions.

As shown in [Figure 3,](#page-3-0) 18V to 80V V_{IN} is supplied to VIN and GND. The regulated 12V output on VOUT and GND can supply up to 20A to the load. Because of the high power efficiency, the evaluation board can run at 20A continuously with airflow 1700LFM at room ambient temperature conditions.

1.1 Recommended Testing Equipment

The following materials are recommended for testing:

- 0V to 80V power supply with at least 20A source current capability
- Electronic loads capable of sinking current up to 30A
- Digital Multimeter (DMMs)
- 100MHz quad-trace oscilloscope

1.2 Operating Range

The input voltage range is from 18V to 80V for an output voltage of 12V. If the output voltage is set to a lower value, the minimum V_{IN} can be reset to a lower value by changing the ratio of R₁₀ and R₁₁. The minimum EN threshold that V_{IN} can be set to is 4.5V.

The rated load current is 20A with the OCP point set at 20.5A at room ambient temperature conditions. The operating temperature range of this board is -40°C to +85°C.

Note: Airflow is needed for higher temperature conditions.

1.3 Quick Test Guide

- 1. Ensure that the circuit is correctly connected to the power supply and electronic loads before applying any power. See [Figure 3](#page-3-0) for the proper setup.
- 2. Turn on the power supply.
- 3. Adjust the input voltage (V_{IN}) within the specified range and observe the output voltage. The output voltage variation should be within 3%.
- 4. Adjust the load current within the specified range and observe the output voltage. The output voltage variation should be within 3%.
- 5. Use an oscilloscope to observe output voltage ripple and phase node ringing. For accurate measurement, see [Figure 2](#page-2-0) for the proper test setup.

Figure 2. Proper Probe Setup to Measure Output Ripple

Figure 3. Proper Test Setup

2. Board Design

2.1 PCB Layout Guidelines

Careful attention to the Printed Circuit Board (PCB) layout requirements is necessary for the successful implementation of an ISL81806 based DC/DC converter. The ISL81806 switches at a high frequency; therefore, the switching times are short. At these switching frequencies, even the shortest trace has significant impedance and the peak gate drive current rises significantly in an extremely short time. The transition speed of the current from one device to another causes voltage spikes across the interconnecting impedances and parasitic circuit elements. These voltage spikes can degrade efficiency, generate EMI, and increase device voltage stress and ringing. Careful component selection and proper PCB layout minimize the magnitude of these voltage spikes.

Three sets of components are critical when using the ISL81806 DC/DC converter:

- Controller
- Switching power components
- Small-signal components

The switching power components are the most critical to the layout because they switch a large amount of energy, which tends to generate a large amount of noise. The critical small-signal components are those connected to sensitive nodes or those supplying critical bias currents. A multilayer PCB is recommended.

Complete the following steps to optimize the PCB layout.

- 1. Place the input capacitors, GaN FETs, inductor, and output capacitor first. Isolate these power components on dedicated areas of the board with their ground terminals adjacent to one another. Place the input and output high frequency decoupling ceramic capacitors very close to the GaN FETs.
- 2. If signal components and the IC are placed separately from the power train, Renesas recommends using full ground planes in the internal layers with shared SGND and PGND to simplify the layout design. Otherwise, use separate ground planes for the power ground and the small signal ground. Connect the SGND and PGND together close to the IC. **Note: DO NOT** connect them together anywhere else.
- 3. Keep the loop formed by the input capacitor, the top FET, and the bottom FET as small as possible.
- 4. Ensure the current paths from the input capacitor to the FETs, the power inductor, and the output capacitor are as short as possible with maximum allowable trace widths.
- 5. Place the PWM controller IC close to the FETs Gates. Especially the high side FET. The FETs gate drive connections should be short and wide. Place the IC over a quiet ground area. Avoid switching ground loop currents in this area.
- 6. Place the VDD bypass capacitor very close to the VDD pin of the IC and connect its ground end to the PGND pin. Connect the PGND pin to the ground plane by a via. **Note: DO NOT** connect the PGND pin directly to the SGND EPAD.
- 7. Place the gate drive components (BOOT diodes and BOOT capacitors) together near the controller IC.
- 8. Place the output capacitors as close to the load as possible. Use short, wide copper regions to connect output capacitors to load to avoid inductance and resistances.
- 9. Use copper filled polygons or wide, short traces to connect the junction of the upper FET, lower FET, and output inductor. Keep the PHASE nodes connection to the IC short. **Note: DO NOT** unnecessarily oversize the copper islands for the PHASE nodes. Because the phase nodes are subjected to high dv/dt voltages, the stray capacitor formed between these islands and the surrounding circuitry tends to couple switching noise.
- 10. Create a separate small analog ground plane near the IC. Connect the SGND pin to this plane. Connect all small signal grounding paths including feedback resistors, current monitoring resistors and capacitors, soft-starting capacitors, loop compensation capacitors and resistors, and EN pull-down resistors to this SGND plane.
- 11. Use a pair of traces with minimum loop for the input or output current sensing connection.

12. Ensure the feedback connection to the output capacitor is short and direct.

2.2 ISL81806EVAL1Z Evaluation Board

Figure 4. ISL81806EVAL1Z Evaluation Board, Top View

Figure 5. ISL81806EVAL1Z Evaluation Board, Bottom View

KENESAS

Page 7

Figure 6. Schematic

2.4 Bill of Materials

2.5 Board Layout

Figure 7. Silkscreen Top

Figure 8. Top Layer

Figure 9. Second Layer (Solid Ground)

Figure 10. Third Layer

Figure 11. Fourth Layer

Figure 12. Fifth Layer

Figure 13. Bottom Layer

Figure 14. Silkscreen Bottom

3. Design Example

3.1 Design Requirements

3.2 Frequency Setting

The default switching frequency of the PWM controller is determined by the resistor $R_T (R_{22})$. It adjusts the default switching frequency from 100kHz to 2MHz. The R_T value for f_{SW} = 500kHz is calculated using [Equation 1.](#page-14-0)

(EQ. 1) R_T =
$$
\left(\frac{34.7}{f_{SW}} - 4.78\right)
$$
 = $\frac{34.7}{0.5} - 4.78$ = 64.62kΩ

where f_{SW} is the switching frequency in MHz. Select a standard value resistor R_T = 68kΩ.

3.3 Output Voltage Setting

The output voltage can be set from 0.8V up to a level determined by the feedback voltage divider. A resistive divider from the output to ground sets the output voltage. Connect the center point of the divider to the FB_OUT pin. With V_{OUT} = 12V and R_{FBO1} (R₁₆) = 487k, the R_{FBO2} (R₁₉) value is calculated using [Equation 2](#page-14-1).

$$
\textbf{(EQ. 2)} \quad \ \ \mathsf{R}_{\mathsf{FBO2}} = \frac{0.8 \text{V} \times \mathsf{R}_{\mathsf{FBO1}}}{\text{V}_{\mathsf{OUT}} - 0.8 \text{V}} = \frac{0.8 \text{V} \times 487 \text{K}\Omega}{12 \text{V} - 0.8 \text{V}} = 34.78 \text{K}\Omega
$$

where R_{FBO1} (R₁₆) is the top resistor of the feedback divider network and R_{FBO2} (R₁₉) is the bottom resistor connected from FB_OUT to ground. Select a standard value resistor $R_{FBO2} = 34.8kΩ$.

3.4 UVLO Setting

The ISL81806 has input UVLO protection. When the voltage on the EN/UVLO pin reaches 1.8V, the PWM modulator is enabled. Accurate UVLO feature can be implemented by feeding the V_{IN} into the EN/UVLO pin using a voltage divider, R_{UV1} (R11) and R_{UV2} (R10). The V_{IN} UVP rising threshold is calculated using [Equation 3](#page-14-2).

$$
\textbf{(EQ. 3)} \qquad V_{UVRISE} = \frac{V_{UVLO_THR}(R_{UV1} + R_{UV2}) - I_{LEAK}R_{UV1}R_{UV2}}{R_{UV2}} = \frac{1.8V(430k\Omega + 48.7k\Omega) - 2.8\mu A(430k\Omega)(48.7k\Omega)}{48.7k\Omega} = 16.49V
$$

The V_{1N} UVP falling threshold is calculated using [Equation 4](#page-15-0).

$$
\textbf{(EQ. 4)} \qquad \begin{array}{lcl} & V_{UVFALL} = \frac{V_{UVLO_THR}(R_{UV1}+R_{UV2}) - I_{UVLO_HYST} \; R_{UV1} R_{UV2}}{R_{UV2}} = \\ & & \frac{1.8 V (430 k\Omega + 48.7 k\Omega) - 6.8 \mu A (430 k\Omega) (48.7 k\Omega)}{48.7 k\Omega} = & 14.77 V \end{array}
$$

where V_{UVLO_THR} is the 1.8V UVLO rising threshold and $I_{UVLO-HYST}$ is the 6.8µA UVLO hysteresis current.

3.5 Soft-Start Capacitor

The soft-start time for dual-phase is set by the value of the soft-start capacitor C_{SS} (C_{59}) connected from SS/TRK1 to GND. The soft-start time with $C_{SS} = 27nF$ is calculated using [Equation 5](#page-15-1).

(EQ. 5)
$$
t_{SS} = 0.8V \left(\frac{C_{SS}}{4\mu A}\right) = 0.8V \times \left(\frac{27nF}{4\mu A}\right) = 5.4ms
$$

When the soft-start time set by external C_{SS} or tracking is less than 1.7ms, an internal soft-start circuit of 1.7ms takes over the soft-start.

3.6 GaN FETs Considerations

The GaN FETs are selected based on $r_{DS(ON)}$, gate supply requirements, and thermal management considerations. The maximum operation voltage of the GaN FETs in Buck mode is decided by the maximum V_{IN} voltage.

The power loss of the upper and lower GaN FETs for each phase is calculated using [Equation 6](#page-15-2) and [Equation 7](#page-15-3). The equations assume linear voltage current transitions and do not model power loss due to the reverse recovery for the body diode of the lower GaN FET.

$$
P_{UPPERMAX} = \frac{(1_{OUT}^{2})(r_{DS(ON)})(V_{OUT})}{V_{INMAX}} + \frac{(1_{OUT})(V_{INMAX})(t_{SW})(f_{SW})}{2}
$$
\n
$$
= \frac{(10A^{2})(3.2m\Omega)(12V)}{80V} + \frac{1.5nC}{2} + \frac{1.5nC}{2} (477kHz)}{2} = 0.048W + 1.115W = 1.163W
$$
\n
$$
= \frac{(10A^{2})(3.2m\Omega)(12V)}{80V} + \frac{V_{INMAX} - V_{OUT}}{2} = 0.048W + 1.115W = 1.163W
$$
\n
$$
= \frac{(1_{OUT}^{2})(r_{DS(ON)})(V_{INMAX} - V_{OUT})}{V_{INMAX}}
$$
\n
$$
= \frac{(10A)^{2}(3.2m\Omega)(80V - 12V)}{80V} = 0.272W
$$

Ensure that all GaN FETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal resistance specifications.

3.7 Inductor Selection

The inductor value determines the ripple current of the converter. The ripple voltage is a function of the ripple current and the output capacitor(s) ESR. Assume the ripple current ratio is 80% of the inductor average current at the maximum input voltage and the full output load condition. The inductor value for each phase is calculated using [Equation 8.](#page-16-0)

$$
\textbf{(EQ. 8)} \qquad \text{L}_{\text{INMIN}} = \frac{(\text{V}_{\text{INMAX}} - \text{V}_{\text{OUT}})(\text{V}_{\text{OUT}})}{(\text{f}_{\text{SW}})(0.8 \times \text{I}_{\text{OUTMAX}})(\text{V}_{\text{INMAX}})} = \frac{(80 \text{V} - 12 \text{V})(12 \text{V})}{(477 \text{kHz})(0.8 \times 10 \text{A})(80 \text{V})} = 2.67 \text{ }\mu\text{H}
$$

The recommended inductor value is 3.3µH. Then the ripple current and peak current are calculated using [Equation 9](#page-16-1), [Equation 10](#page-16-2), and [Equation 11.](#page-16-3)

$$
\textbf{(EQ. 9)} \qquad \text{Al}_{LMAX} = \frac{(V_{INMAX} - V_{OUT})(V_{OUT})}{(f_{SW})(L)(V_{INMAX})} = \frac{(80V - 12V)(12V)}{(477kHz)(3.3\mu H)(80V)} = 6.48A
$$

(EQ. 10)
$$
I_{LRMS} = \sqrt{(I_{OUTMAX})^2 + \frac{(\Delta I_{LMAX})^2}{12}} = \sqrt{(10A)^2 + \frac{(6.48A)^2}{12}} = 10.17A
$$

 (EQ. 11) I LPEAKMAX $=\frac{1_{\text{OUTOCP}}}{2} + \frac{\Delta I_{\text{LMAX}}}{2} = \frac{20 \text{A}}{2} + \frac{6.48 \text{A}}{2} = 13.24 \text{A}$

The saturation current of the inductor should be larger than OCP point of 20.5A. The heat rating current of the inductor should be larger than 10.17A.

The maximum DC power dissipation in the inductor is calculated using [Equation 12](#page-16-4).

$$
\textbf{(EQ. 12)} \quad \text{P}_{LMAX} = (\text{I}_{OUT})^2 (DCR) = (10A)^2 \times (6m\Omega) = 0.6W
$$

3.8 Output Capacitor Selection

The minimum capacitor value required to provide the full, rising step, transient load current during the response time of the inductor is shown in [Equation 13.](#page-16-5)

$$
\textbf{(EQ. 13) \quad C_{OUTMIN}} = \frac{L(I_{TRAN})^2}{2(V_{INMIN} - V_{OUT})(\Delta V_{OUT})} = \frac{3.3 \mu H \times (10 A - 0 A)^2}{2(18 V - 12 V)\left(12 V \times \frac{1.5}{100}\right)} = 152.8 \mu F
$$

where C_{OUTMIN} is the minimum output capacitor(s) required, I_{TRAN} is the transient load current step, and ΔV_{OUT} is the drop in output voltage allowed during the load transient. Choose a capacitor no less than 152.8µF for each phase. A 1200µF electrolytic capacitor and 154µF MLCC in total are used for each phase on this board.

The output voltage ripple is because of the inductor ripple current and the ESR of the output capacitors as defined by [Equation 14](#page-16-6).

 $\left(\text{EQ. 14}\right)$ $V_{RIPPLE} = \Delta I_{LMAX} \times ESR = 6.48A \times 5m\Omega = 32.4mV$

3.9 Input Capacitor Selection

The important parameters for the input capacitors are the voltage rating and the RMS current rating. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and 1.5 times is a conservative guideline. The AC RMS input current varies with the load given in [Equation 15.](#page-17-0)

(EQ. 15) $I_{RMS} = \sqrt{\left(D - \frac{floor(2 \times D)}{2}\right) \times \left(\frac{1 + floor(2 \times D)}{2} - D\right) \times I_{OUT}}$

where floor($2xD$) equals 0 when $D < 0.5$ and equals 1 when $D \ge 0.5$.

The maximum RMS current for two phases in total supplied by the input capacitance occurs at $D = 0.25$ and $D = 0.75$, and only $D = 0.25$ is within the range of this application. Therefore, the maximum AC RMS current is shown in [Equation 16](#page-17-1).

(EQ. 16)
$$
I_{RMSMAX} = \sqrt{D \times (\frac{1}{2} - D)} \times I_{OUTMAX} = \sqrt{0.25 \times (\frac{1}{2} - 0.25)} \times 10A = 2.5A
$$

Renesas recommends using a mix of input bypass capacitors to control the voltage ripple across the GaN FETs. Use ceramic capacitors for the high frequency decoupling and bulk capacitors to supply the RMS current. Five 27µF electrolytic capacitors with 0.94A rating current and eight 25.2µF ceramic capacitors are used to share the 2.5A RMS input current on this board.

3.10 First Level Peak Current Limit and Sense Resistor Selection

The inductor peak current is sensed by the sense resistor $R_S (R_1/R_6)$. When the voltage drop on R_S reaches the set point V_{OCSET-CS} typical 82mV, it triggers the pulse-by-pulse peak current limit. With the current limit set point I_{OCPP1} = 2x I_{OUTMAX} = 20A for each phase, the value of the sense resistor is calculated using [Equation 17.](#page-17-2)

(EQ. 17)
$$
R_S = \frac{V_{OCSET-CS}}{I_{OCPP1}} = \frac{82mV}{20A} = 4.1m\Omega
$$

Select a standard value resistor $R_S = 4m\Omega$. Then the actual peak current limit is calculated using [Equation 18.](#page-17-3)

(EQ. 18)
$$
I_{OCPP1} = \frac{V_{OCSET-CS}}{R_S} = \frac{82mV}{4m\Omega} = 20.5A
$$

The maximum power dissipation in R_S is calculated by [Equation 19.](#page-17-4)

 (EQ. 19) $P_{\text{RSMAX}} = (I_{\text{OUT}})^2 R_{\text{S}} = (10\text{A})^2 (4\text{m}\Omega) = 0.4\text{W}$

Therefore, a sense resistor with 1W power rating is sufficient for this application.

3.11 Second Level Hiccup Peak Current Protection

In the output dead short condition especially at high V_{IN} , the inductor current runs away with the minimum on PWM duty. The ISL81806 integrates a second level hiccup type of peak current protection. The second level peak current protection set point I_{OCPP2} is calculated using [Equation 20.](#page-17-5)

(EQ. 20)
$$
I_{OCPP2} = \frac{V_{OCSET-CS-HIC}}{R_S} = \frac{98mV}{4m\Omega} = 24.5A
$$

3.12 Output Average Overcurrent Protection and R_{IM} Selection

The ISL81806 provides either constant current or hiccup type of overcurrent protection for output average current. The OCP mode is set by a resistor connected between the LG2/OC MODE pin and ground. With output constant current/hiccup set point I_{OUTOCP} = 25A for two phases in total, the current monitoring resistor R_{IM} (R₁₅) is calculated using [Equation 21](#page-18-0).

(EQ. 21) $R_{IM} = \frac{1.2}{1.25 \times 10^{-11} \text{ kg/m} \cdot \text{m}^2/\text{G/m} \cdot \text{s}}$ $=\frac{1.2}{I_{\text{OUTOCP}} \times R_{\text{S}} \times \text{Gm}_{\text{CS}} + 2 \times I_{\text{CSOFFSET}}} = \frac{1.2 \text{V}}{25 \text{A} \times 4 \text{m} \Omega \times 200 \mu \text{S} + 2 \times 20 \mu \text{A}} = 20 \text{k} \Omega$

where I_{CSOFFSFT} is the output current sense op amp internal offset current, typical 20μA. Select a standard value resistor R_{IM} = 20kΩ. (R_{IM} Should be within 17k to 24k to ensure good current sharing.)

3.13 Output Mode Selection

The IMON2 pin voltage is set to be higher than 3V, and the IC is set for one output dual-phase application. The original IMON2 current monitor function pin is disconnected from the IMON2 pin and internally connected to the IMON1 pin.

3.14 PWM Mode Selection

The ISL81806 can be set to either forced PWM mode or DE mode. The mode is set by a resistor $R_{\text{PWMMODE}}(R_5)$ connected between the LG1/PWM_MODE pin and GND. The boundary resistor value for R_{PWMMODE} is calculated using [Equation 22](#page-18-1).

(EQ. 22) $R_{\text{PWMMODE}} = \frac{0.3V}{10\mu\text{A}} = 30k\Omega$

A resistor less than 30kΩ sets the converter to forced PWM mode, while a resistor higher than 30kΩ sets the converter to DE mode. Considering the tolerance in all temperature ranges, Renesas recommends using 20kΩ to set Forced PWM mode and 39kΩ to set DE mode. With a GaN FET application, there is an approximately 1MΩ resistance between the drain and the gate. The pre-bias voltage on the VOUT supplies to the gate using this 1M Ω resistor. The equation must be corrected by this factor. Most importantly, the gate voltage must be kept lower than the minimum gate threshold voltage of the GaN FET, which is typically 0.8V to avoid GaN FET damage in the initial stage.

3.15 Overcurrent Protection Mode Selection

The ISL81806 is set to either a constant current or hiccup type of overcurrent protection for output average current by selecting a different value of the resistor R_{OCMODE} (R_9) connected between LG2/OC_MODE and GND. The boundary resistor value for R_{OCMODE} is calculated using [Equation 23.](#page-18-2)

(EQ. 23) R_{OCMODE} =
$$
\frac{0.3V}{10μA}
$$
 = 30kΩ

A resistor less than 30kΩ sets the converter to constant current mode, while a resistor higher than 30kΩ sets the converter to Hiccup mode. Considering the tolerance in all temperature ranges, Renesas recommends using 20kΩ to set constant current and 39kΩ to set the Hiccup mode. With a GaN FET application, there is an approximately 1MΩ resistance between the drain and the gate. The pre-bias voltage on the VOUT supplies to the gate using this 1MΩ resistor. The equation must be corrected by this factor. Most importantly, the gate voltage must be kept lower than the minimum gate threshold voltage of the GaN FET, which is typically 0.8V to avoid GaN FET damage in the initial stage.

3.16 Phase Lock Loop (PLL)

The PLL of the ISL81806 ensures the wide range of accurate clock frequency and phase setting. It also makes the internal clock easily synchronized to an external clock with the frequency either lower or higher than the internal setting. The external compensation network of R_{PLL} (R_{23}), C_{PLL1} (C_{65}), and C_{PLL2} (C_{66}) are needed to connect to the PLL_COMP pin to ensure PLL stable operation. Renesas recommends choosing 2.7kΩ for R_{PLL}, 10nF for C_{PI+1} , and 820pF for C_{PI+2} .

3.17 Feedback Loop Compensation

Due to the current loop feedback, the modulator has a single pole response with -20dB slope at a frequency determined by the load using [Equation 24.](#page-19-0)

(EQ. 24)
$$
F_{PO} = \frac{1}{2\pi \cdot R_{O} \cdot C_{O}} = \frac{1}{2\pi \cdot \frac{12V}{10A} \cdot 1354\mu F} = 98Hz
$$

where R_O is load resistance and C_O is total load capacitance for each phase. For this type of modulator, a Type 2 compensation circuit is usually sufficient.

[Figure 15](#page-19-1) shows a Type 2 amplifier and its response, along with the responses of the current mode modulator and the converter. The Type 2 amplifier, in addition to the pole at origin, has a zero-pole pair that causes a flat gain region at frequencies between the zero and the pole. The R_{COMP} , C_{COMP1} , and C_{COMP2} network connected on the Gm regulator output COMP pin is needed to compensate the loop for stable operation. The loop stability can be affected by many different factors such as V_{IN} , V_{OUT} , load current, switching frequency, inductor value, output capacitance, and the compensation network on the COMP pin.

Figure 15. Feedback Loop Compensation

High amplifier zero frequency gain and modulator gain are chosen to satisfy most typical applications. The crossover frequency appears at the point where the modulator attenuation equals the amplifier high-frequency gain. The crossover frequency F_C is usually about 1/10 to 1/30 of switching frequency. To fulfill the various applications, large value capacitors are used on the output side. Therefore, a reasonable target crossover frequency F_C in this application is 4kHz.

The compensation zero F_Z is usually placed between F_{PO} and F_C . Setting F_Z to 0.5kHz, with C_{COMP1} (C_{60}) = 56nF, the R_{COMP} (R_{20}) is calculated using [Equation 25.](#page-19-2)

(EQ. 25) R_{COMP} =
$$
\frac{1}{2\pi \cdot F_Z \cdot C_{COMP1}} = \frac{1}{2\pi \cdot 1.6 \text{kHz} \cdot 56 \text{nP}} = 4.74 \text{k}\Omega
$$

Select a standard value resistor R_{COMP} = 4.7kΩ. A larger C_{COMP1} makes the loop more stable by giving a larger phase margin, but the loop bandwidth is lower. Lower R_{COMP} improves stability but slows the loop response.

A high-frequency pole F_P is placed by a capacitor C_{COMP2} (C₅₈) in parallel with R_{COMP} and C_{COMP1} . Set the frequency of this pole at about 7 to 10 times of crossover frequency F_C to provide attenuation of switching ripple and noise on COMP, while avoiding excessive phase loss at the crossover frequency. For a target F_P = 60kHz, the C_{COMP2} is calculated using [Equation 26.](#page-20-0)

(EQ. 26) C_{COMP2} = $\frac{1}{2\pi \cdot R_{\text{COMP1}} \cdot F_{\text{P}}}$ = $\frac{1}{2\pi \cdot 4.7 \text{k}\Omega \cdot 60 \text{kHz}}$ = 564.7pF

Select a standard value capacitor $C_{\text{COMP2}} = 560pF$.

Some phase boost can be achieved by connecting capacitor C_{56} in parallel with the upper resistor R_{FBO1} of the divider. These values provide a good starting point for the compensation design, and the final compensation network should be optimized with bench test.

4. Typical Performance Curves

 V_{IN} = 48V, T_A = 25°C, unless otherwise noted.

Figure 19. Dual-Phase Waveforms, V_{IN} = 48V, I_{OUT} = 20A, CCM Mode

May 13, 2021

 V_{1N} = 48V, T_A = 25°C, unless otherwise noted. (Cont.)

Figure 22. Start-Up V_{IN} = 48V, I_{OUT} = 20A, CCM Figure 23. Burst Mode, V_{IN} = 24V

Figure 24. Shutdown Waveform, V_{IN} = 60V, I_{OUT} = 20A, CCM

5. Revision History

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

[For further information on a product, technology, the most](https://www.renesas.com/contact/) up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/