

# ISL8485, ISL8490, ISL8491

5V, Low Power, High Speed, RS-485/RS-422 Transceivers

FN6046 Rev 10.01 Oct 14, 2021

The <u>ISL8485</u>, <u>ISL8490</u>, and <u>ISL8491</u> RS-485/RS-422 devices are BiCMOS 5V powered, single transceivers that meet both the RS-485 and RS-422 standards for balanced communication. Unlike competitive devices, this family is specified for 10% tolerance supplies (4.5V to 5.5V).

The ISL8485, ISL8490, and ISL8491 feature data rates up to 5Mbps.

All devices present a single unit load to the RS-485 bus, which allows up to 32 transceivers on the network.

The receiver (Rx) inputs feature a "fail-safe if open" design, which ensures a logic high Rx output if the Rx inputs are floating.

The driver (Tx) outputs are short-circuit protected, even for voltages exceeding the power supply voltage. Additionally, on-chip thermal shutdown circuitry disables the Tx outputs to prevent damage if power dissipation becomes excessive.

The ISL8490 and ISL8491 are configured for full duplex (separate Rx input and Tx output pins) applications. Half duplex configurations (ISL8485) multiplex the Rx inputs and Tx outputs to allow transceivers with Rx and Tx disable functions in 8 Ld packages.


#### Features


- · Specified for 10% tolerance supplies
- · Class 3 ESD protection (HBM) on all pins: 7kV
- · High data rates: up to 5Mbps
- · Single unit load allows up to 32 devices on the bus
- Low quiescent current: 500µA
- -7V to +12V common-mode input voltage range
- Three state Rx and Tx outputs (except ISL8490)
- · 30ns propagation delays, 5ns skew
- · Full duplex and half duplex pinouts
- Operation from a single +5V supply (10% tolerance)
- Current limiting and thermal shutdown for driver overload protection
- · Pb-free plus anneal (RoHS compliant)


## **Applications**

- · Factory automation
- · Security networks
- · Building environmental control systems
- · Industrial/process control networks
- Level translators (for example, RS-232 to RS-422)
- RS-232 "extension cords"

# **Typical Operating Circuits**







To calculate the resistor values, refer to <u>TB509</u>.

## **TABLE 1. SUMMARY OF FEATURES**

PART NUMBER	HALF/FULL DUPLEX	NO. OF DEVICES ALLOWED ON BUS	DATA RATE (Mbps)	SLEW-RATE LIMITED?	RECEIVER/ DRIVER ENABLE?	QUIESCENT I <sub>CC</sub> (μA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL8485	Half	32	5	No	Yes	500	No	8
ISL8490	Full	32	5	No	No	500	No	8
ISL8491	Full	32	5	No	Yes	500	No	14


# **Ordering Information**


PART NUMBER (Notes 2, 3)	PART MARKING	PACKAGE DESCRIPTION (RoHS COMPLIANT)	PKG. DWG. #	Carrier Type (Note 1)	TEMP. RANGE	
ISL8485CBZ	8485	8 Ld SOIC	M8.15	Tube	0 to +70°C	
ISL8485CBZ-T	CBZ			Reel, 2.5k		
ISL8485CPZ (No longer available, recommended replacement: ISL8485ECBZ-T)	ISL 8485CPZ	8 Ld PDIP (Note 4)	E8.3	Tube		
ISL8485IBZ	8485	8 Ld SOIC	M8.15	Tube	-40 to +85°C	
ISL8485IBZ-T	IBZ			Reel, 2.5k		
ISL8485IPZ (No longer available, recommended replacement: ISL8485EIBZ-T)	ISL 8485IPZ	8 Ld PDIP (Note 4)	E8.3	Tube		
ISL8490IBZ	8490	8 Ld SOIC	M8.15	Tube		
ISL8490IBZ-T	IBZ			Reel, 2.5k		
ISL8491IBZ	8491IBZ	14 Ld SOIC	M14.15	Tube		


#### NOTE:

- 1. See <u>TB347</u> for details about reel specifications.
- Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate
  termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL
  classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), see the <u>ISL8485</u>, <u>ISL8490</u>, and <u>ISL8491</u> product information pages. For more information about MSL, see TB363.
- 4. Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications

## **Pinouts**







# Pin Descriptions

PIN	FUNCTION
RO	Receiver output: RO is high if A > B by at least 0.2V; RO is low if A < B by 0.2V or more; RO = high if A and B are unconnected (floating).
RE	Receiver output enable. RO is enabled when $\overline{\text{RE}}$ is low; RO is high impedance when $\overline{\text{RE}}$ is high.
DE	Driver output enable. The driver outputs Y and Z are enabled by bringing DE high. They are high impedance when DE is low.
DI	Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
GND	Ground connection.
A/Y	Noninverting receiver input and noninverting driver output. Pin is an input (A) if DE = 0; pin is an output (Y) if DE = 1.
B/Z	Inverting receiver input and inverting driver output. Pin is an input (B) if DE = 0; pin is an output (Z) if DE = 1.
Α	Noninverting receiver input.
В	Inverting receiver input.
Υ	Noninverting driver output.
Z	Inverting driver output.
V <sub>CC</sub>	System power supply input (4.5V to 5.5V).
NC	No connection.

# Truth Tables

TRANSMITTING					
	INPUTS	OUTI	PUTS		
RE	DE	DI	Z	Y	
Х	1	1	0	1	
Х	1	0	1	0	
0	0	Х	High-Z	High-Z	

RECEIVING						
	INPUTS					
RE	DE Half Duplex	DE Full Duplex	A-B	RO		
0	0	Х	≥ +0.2V	1		
0	0	Х	≤ -0.2V	0		
0	0	Х	Inputs Open	1		
1	1	1	Х	High-Z		



Absolute Maximum Ratings
V <sub>CC</sub> to Ground
Input Voltages
DI, DE, RE0.5V to (V <sub>CC</sub> +0.5V) Input/Output Voltages
A, B, Y, Z8V to +12.5V
RO0.5V to (V <sub>CC</sub> +0.5V)
Short Circuit Duration
Y, Z Continuous
ESD Rating
HBM (Per MIL-STD-883, Method 3015.7) >7kV

#### **Thermal Information**

Thermal Resistance (Typical, Note 5)	θ <sub>JA</sub> (°C/W)
8 Ld SOIC Package	170
8 Ld PDIP Package (Note 6)	140
14 Ld SOIC Package	120
Moisture Sensitivity (see TB363)	
All Packages	Level 1
Maximum Junction Temperature (Plastic Package)	+150°C
Maximum Storage Temperature Range65°	
Pb-Free Reflow Profile (SOIC only)	. see <u>TB493</u>

## **Operating Conditions**

CAUTION: Stresses above those listed in Absolute Maximum Ratings can permanently damage the device. This is a stress only rating. Operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

- 5. θ<sub>JA</sub> is measured with the component mounted on a low-effective thermal conductivity test board in free air. See <u>TB379</u> for details.
- 6. Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

# **Electrical Specifications** Test Conditions: $V_{CC} = 4.5V$ to 5.5V; unless otherwise specified. Typical values are at $V_{CC} = 5V$ , $T_A = +25^{\circ}C$ , Note 7

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN	TYP	MAX	UNIT
DC CHARACTERISTICS								
Driver Differential V <sub>OUT</sub> (No Load)	V <sub>OD1</sub>			Full	-	-	$V_{CC}$	V
Driver Differential V <sub>OUT</sub> (with	V <sub>OD2</sub>	$R = 50\Omega$ (RS-422), <u>Figur</u>	re 1	Full	2	3	-	V
Load)		R = 27Ω (RS-485), <u>Figu</u>	re 1	Full	1.5	2.3	5	V
Change in Magnitude of Driver Differential V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OD</sub>	R = $27\Omega$ or $50\Omega$ , Figure 1		Full	-	0.01	0.2	V
Driver Common-Mode V <sub>OUT</sub>	V <sub>OC</sub>	R = $27\Omega$ or $50\Omega$ , Figure	1	Full	-	-	3	V
Change in Magnitude of Driver Common-Mode V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OC</sub>	R = $27\Omega$ or $50\Omega$ , Figure 1		Full	-	0.01	0.2	V
Logic Input High Voltage	V <sub>IH</sub>	DE, DI, RE		Full	2	-	-	V
Logic Input Low Voltage	V <sub>IL</sub>	DE, DI, RE		Full	-	-	0.8	V
Logic Input Current	I <sub>IN1</sub>	DI (ISL8485, ISL8490, IS	SL8491)	Full	-2	-	2	μΑ
	I <sub>IN1</sub>	DE, RE (ISL8485, ISL84	91)	Full	-25	-	25	μΑ
Input Current (A, B), Note 10	I <sub>IN2</sub>	DE = 0V, V <sub>CC</sub> = 0V or	V <sub>IN</sub> = 12V	Full	-	-	1	mA
		4.5 to 5.5V	V <sub>IN</sub> = -7V	Full	-	-	-0.8	mA
Receiver Differential Threshold Voltage	V <sub>TH</sub>	-7V ≤ V <sub>CM</sub> ≤ 12V		Full	-0.2	-	0.2	V
Receiver Input Hysteresis	$\Delta V_{TH}$	V <sub>CM</sub> = 0V		25	-	70	-	mV
Receiver Output High Voltage	V <sub>OH</sub>	I <sub>O</sub> = -4mA, V <sub>ID</sub> = 200mV		Full	3.5	-	-	V
Receiver Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> = -4mA, V <sub>ID</sub> = 200mV		Full	-	-	0.4	V
Three-State (high impedance) Receiver Output Current	I <sub>OZR</sub>	0.4V ≤ V <sub>O</sub> ≤ 2.4V		Full	-	-	±1	μА
Receiver Input Resistance	R <sub>IN</sub>	-7V ≤ V <sub>CM</sub> ≤ 12V		Full	12	-	-	kΩ



# **Electrical Specifications** Test Conditions: $V_{CC} = 4.5V$ to 5.5V; unless otherwise specified. Typical values are at $V_{CC} = 5V$ , $T_A = +25^{\circ}C$ , Note 7 (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN	ТҮР	MAX	UNIT
No-Load Supply Current, Note 8	Icc							
		ISL8490, ISL8491, DE, [	OI, RE = 0V or V <sub>CC</sub>	Full	-	500	565	μΑ
		ISL8485, DI, RE = 0V or	DE = V <sub>CC</sub>	Full	-	700	900	μΑ
		Vcc	DE = 0V	Full	-	500	565	μΑ
Driver Short-Circuit Current, V <sub>O</sub> = High or Low	I <sub>OSD1</sub>	DE = $V_{CC}$ , $-7V \le V_Y$ or $V_{CC}$	/ <sub>Z</sub> ≤ 12V, <u>Note 9</u>	Full	35	-	250	mA
Receiver Short-Circuit Current	I <sub>OSR</sub>	$0V \le V_O \le V_{CC}$		Full	7	-	85	mA
SWITCHING CHARACTERISTICS	(ISL8485, IS	L8490, ISL8491)				J.	l	
Driver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ , Figure 2		Full	18	30	50	ns
Driver Output Skew	tSKEW	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ , Figure 2		Full	-	2	10	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	R <sub>DIFF</sub> = 54Ω, C <sub>L</sub> = 100p	F, <u>Figure 2</u>	Full	3	11	25	ns
Driver Enable to Output High	t <sub>ZH</sub>	C <sub>L</sub> = 100pF, SW = GND	C <sub>L</sub> = 100pF, SW = GND, <u>Figure 3</u>		-	17	70	ns
Driver Enable to Output Low	t <sub>ZL</sub>	C <sub>L</sub> = 100pF, SW = V <sub>CC</sub> ,	Figure 3	Full	-	14	70	ns
Driver Disable from Output High	t <sub>HZ</sub>	C <sub>L</sub> = 15pF, SW = GND,	Figure 3	Full	-	19	70	ns
Driver Disable from Output Low	t <sub>LZ</sub>	C <sub>L</sub> = 15pF, SW = V <sub>CC</sub> , <u>F</u>	igure 3	Full	-	13	70	ns
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	Figure 4		Full	30	40	150	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	t <sub>SKD</sub>	Figure 4		25	-	5	-	ns
Receiver Enable to Output High	t <sub>ZH</sub>	C <sub>L</sub> = 15pF, SW = GND, <u>Figure 5</u>		Full	-	9	50	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	C <sub>L</sub> = 15pF, SW = V <sub>CC</sub> , <u>Figure 5</u>		Full	-	9	50	ns
Receiver Disable from Output High	t <sub>HZ</sub>	C <sub>L</sub> = 15pF, SW = GND, <u>Figure 5</u>		Full	-	9	50	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	C <sub>L</sub> = 15pF, SW = V <sub>CC</sub> , <u>Figure 5</u>		Full	-	9	50	ns
Maximum Data Rate	f <sub>MAX</sub>	Note 11		Full	5	-	-	Mbps

## NOTES:

- 7. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 8. Supply current specification is valid for loaded drivers when DE = 0V.
- 9. Applies to peak current. See <u>"Typical Performance Curves" on page 10</u> for more information.
- 10. Devices meeting these limits are denoted as "single unit load (1 UL)" transceivers. The RS-485 standard allows up to 32 unit loads on the bus.
- 11. Ensured by characterization, but not tested.

# **Test Circuits and Waveforms**






FIGURE 1. DRIVER  $V_{\mbox{\scriptsize OD}}$  and  $V_{\mbox{\scriptsize OC}}$ 






 $\mathsf{SKEW} = |\mathsf{t}_\mathsf{PLH} \, (\mathsf{Y} \, \mathsf{or} \, \mathsf{Z}) \, \cdot \, \mathsf{t}_\mathsf{PHL} \, (\mathsf{Z} \, \mathsf{or} \, \mathsf{Y})|$ 

FIGURE 2A. TEST CIRCUIT

FIGURE 2B. MEASUREMENT POINTS

FIGURE 2. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES

## Test Circuits and Waveforms (Continued)



PARAMETER	OUTPUT	RE	DI	SW	C <sub>L</sub> (pF)
t <sub>HZ</sub>	Y/Z	Х	1/0	GND	15
$t_{LZ}$	Y/Z	Х	0/1	V <sub>CC</sub>	15
t <sub>ZH</sub>	Y/Z	0	1/0	GND	100
t <sub>ZL</sub>	Y/Z	0	0/1	V <sub>CC</sub>	100




FIGURE 3A. TEST CIRCUIT

FIGURE 3B. MEASUREMENT POINTS

FIGURE 3. DRIVER ENABLE AND DISABLE TIMES (EXCLUDING ISL8490)




FIGURE 4A. TEST CIRCUIT





FIGURE 4B. MEASUREMENT POINTS

FIGURE 4. RECEIVER PROPAGATION DELAY



PARAMETER	DE	ΑΩ	SW
t <sub>HZ</sub>	0	+1.5V	GND
$t_{LZ}$	0	-1.5V	V <sub>CC</sub>
t <sub>ZH</sub>	0	+1.5V	GND
t <sub>71</sub>	0	-1.5V	Vcc

FIGURE 5A. TEST CIRCUIT

FIGURE 5B. MEASUREMENT POINTS

FIGURE 5. RECEIVER ENABLE AND DISABLE TIMES (EXCLUDING ISL8490)

## Application Information

RS-485 and RS-422 are differential (balanced) data transmission standards for use in long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard, which allows only one driver and up to 10 receivers on each bus, assuming one unit load devices. RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow multipoint operation, the RS-485 specification requires that drivers must handle bus contention without sustaining any damage.

An important advantage of RS-485 is the extended Common-Mode Range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000ft, so the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

#### Receiver Features

These devices use a differential input receiver for maximum noise immunity and common-mode rejection. Input sensitivity is  $\pm 200$ mV, as required by the RS-422 and RS-485 specifications.

Receiver input impedance surpasses the RS-422 specification of  $4k\Omega$ , and meets the RS-485 unit load requirement of  $12k\Omega$  minimum.

Receiver inputs function with common-mode voltages as great as  $\pm 7V$  outside the power supplies (+12V and -7V), making them ideal for long networks in which induced voltages are a realistic concern.

All the receivers include a "fail-safe if open" function that ensures a high level receiver output if the receiver inputs are unconnected (floating).

Receivers easily meet the data rates supported by the corresponding driver.

The ISL8485 and ISL8491 receiver outputs are three-statable using the active low  $\overline{\text{RE}}$  input.

## **Driver Features**

The RS-485/RS-422 driver is a differential output device that delivers at least 1.5V across a  $54\Omega$  load (RS-485), and at least 2V across a  $100\Omega$  load (RS-422). The drivers feature low propagation delay skew to maximize bit width and to minimize EMI.

The ISL8485 and ISL8491 drivers are three-statable using the active high DE input.

The ISL8485 and ISL8491 driver outputs are not limited, so faster output transition times allow data rates of at least 5Mbps.

### Data Rate, Cables, and Terminations

RS-485/RS-422 are intended for network lengths up to 4000ft, but the maximum system data rate decreases as the transmission length increases. Devices operating at 5Mbps are limited to lengths less than 100ft.

Twisted pair cable is the cable of choice for RS-485/422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common-mode signals, which are effectively rejected by the differential receivers in these ICs.

Proper termination is imperative to minimize reflections when using the 5Mbps devices.

In point-to-point networks or point-to-multipoint (single driver on bus) networks, terminate the main cable in its characteristic impedance (typically  $120\Omega$ ) at the end farthest from the driver. In multi-receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. In multipoint (multi-driver) systems, terminate the main cable in its characteristic impedance at both ends. Keep stubs connecting a transceiver to the main cable as short as possible.

### **Built-In Driver Overload Protection**

The RS-485 specification requires that drivers survive worst case bus contentions undamaged. The ISL84XX devices meet this requirement using driver output short circuit current limits and on-chip thermal shutdown circuitry.

The driver output stages incorporate short-circuit current limiting circuitry that ensures the output current never exceeds the RS-485 specification, even at the common-mode voltage range extremes. These devices also use a foldback circuit that reduces the short-circuit current, and thus the power dissipation, whenever the contending voltage exceeds either supply.

In the event of a major short-circuit condition, the ISL84XX devices' thermal shutdown feature disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically re-enable after the die temperature drops about 15°C. If the condition persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. Receivers stay operational during thermal shutdown.



 $\textbf{Typical Performance Curves} \ \, \text{V}_{\text{CC}} = 5 \text{V}, \, \text{T}_{\text{A}} = 25 ^{\circ} \text{C}, \, \text{ISL8495}, \, \text{ISL8491}; \, \text{unless otherwise specified}$ 




FIGURE 6. DRIVER OUTPUT CURRENT VS DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 8. DRIVER OUTPUT CURRENT vs SHORT CIRCUIT VOLTAGE




FIGURE 10. DRIVER PROPAGATION DELAY vs TEMPERATURE




FIGURE 7. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 9. SUPPLY CURRENT vs TEMPERATURE




FIGURE 11. DRIVER SKEW vs TEMPERATURE

# **Typical Performance Curves** $V_{CC} = 5V$ , $T_A = 25$ °C, ISL8485, ISL8490, ISL8491; unless otherwise specified (Continued)




FIGURE 12. DRIVER AND RECEIVER WAVEFORMS, LOW TO HIGH




FIGURE 13. DRIVER AND RECEIVER WAVEFORMS, HIGH TO LOW

## Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

**GND** 

TRANSISTOR COUNT:

518

#### PROCESS:

Si Gate CMOS

# **Revision History**


The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit out website to make sure that you have the latest revision.

DATE	REVISION	CHANGE
Oct 14, 2021	10.01	Fixed the formatting on Ordering table. Removed Related Literature section. Updated POD M8.15 to the latest version, changes are as follows: -Added the coplanarity spec into the drawing. Updated POD M14.15 to the latest version, changes are as follows: -Added lead length dimension (1.27 – 0.40) -Changed angle of the lead to 0-8 degrees.
Oct 18, 2018	10.00	Removed ISL8483, ISL8488, and ISL8489 information from the datasheet. Updated Typical Operating Circuits on page 2. Updated Features bullets on page 1. Added Related Literature section to page 1. Updated Ordering Information table on page 3: -Added Tape and Reel columnAdded information about replacements for the ISL8485CPZ and ISL8485IPZ. Removed About Intersil section and updated Renesas disclaimer.
Feb 16, 2016	9.00	Added Rev History and About Intersil verbiage. Updated "Ordering Information" table on page 3.  Updated following PODs to current revisions listing POD updates: POD M8.15: Updated to new POD format by removing table and moving dimensions onto drawing and adding land pattern Changed in Typical Recommended Land Pattern the following: 2.41(0.095) to 2.20(0.087) 0.76 (0.030) to 0.60(0.023) 0.200 to 5.20(0.205) Changed Note 1 "1982" to "1994  POD M14.15 Added land pattern and moved dimensions from table onto drawing



## Package Outline Drawings

For the most recent package outline drawing, see <u>E8.3</u>.



#### NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm)
- 6. E and e<sub>A</sub> are measured with the leads constrained to be perpendicular to datum | -C-
- 7. eB and eC are measured at the lead tips with the leads unconstrained. e<sub>C</sub> must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE (PDIP)


( ,					
	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100 BSC		2.54 BSC		-
e <sub>A</sub>	0.300 BSC		7.62 BSC		6
e <sub>B</sub>	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8		8		9
Rev 0.12/9					


Rev. 0 12/93


Rev 5, 4/2021

For the most recent package outline drawing, see M8.15.


M8.15 8 Lead Narrow Body Small Outline Plastic Package







Side View "A"





#### NOTES:

- 1 Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 2 Package length does not include mold flash, protrustion or gate burrs. Mold flash, protrustion and gate burrs shall not exceed 0.15mm (0.006 lnch) per slde.
- 3. Package width does not include interlead flash or protrustions. Interlead flash and protrustions shallnot exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5 Terminal numbers are shown for reference only.
- 6 The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 7 Controlling dimension: MILLIMETER. Converted inch dimension are not necessarily exact.
- 8 This outline conforms to JEDEC publication MS-012-AA ISSUE C.

For the most recent package outline drawing, see M14.15.

M14.15 14 Lead Narrow Body Small Outline Plastic Package Rev 2, 6/20





**Typical Recommended Land Pattern** 

#### Notes:

- Dimensions are in millimeters.
   Dimensions in ( ) for reference only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3 Datums A and B are determined at Datum H.
- Dimension does not include interlead flash or protrusions.

  Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier can be either a mold or mark feature.
- <u>6</u> Does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of lead width at maximum condition.
- 7. Reference to JEDEC MS-012-AB.