ISL85005, ISL85005A

4.5V to 18V Input, 5A High Efficiency Synchronous Buck Regulator

The [ISL85005](#) and [ISL85005A](#) are monolithic, synchronous buck regulators with integrated 5A, 18V high-side and low-side FETs. These devices provide an integrated bootstrap diode for the high-side gate driver to reduce the external parts count. These devices also have a wide input voltage range to support applications with input voltage from multi-cell batteries or regulated 5V and 12V power rails.

The ISL85005 and ISL85005A regulate the output voltage with current mode control and have an internal oscillator. The switching frequency of the ISL85005 is internally set as 500kHz, and can be synchronized to an external clock signal with frequency ranges from 300kHz to 2MHz. The ISL85005A has a fixed 500kHz switching frequency.

The ISL85005 has a fixed 2.3ms soft-start, while the ISL85005A features programmable soft-start to limit inrush current during startup. With the SS pin floating, the soft-start time of ISL85005A is also 2.3ms.

The ISL85005 can be configured in either forced Continuous Conduction Mode (CCM) or Diode Emulation Mode (DEM). DEM enables high efficiency at light-load conditions. The ISL85005A always operates in forced CCM.

The ISL85005 and ISL85005A have built-in protections including input UVLO protection, input and output overvoltage protection, high-side cycle-by-cycle current limit, low-side forward current limit and reverse current limit, and thermal shutdown.

Related Literature

For a full list of related documents, visit our website

- [ISL85005](#), [ISL85005A](#) product pages

Features

- 4.5V to 18V input voltage range
- Internal 5A, 18V high-side and low-side MOSFET switches
- ±1%, 0.8V feedback voltage reference
- Integrated bootstrap diode with undervoltage detection
- Current mode control with internal slope compensation
- Internal or external compensation options
- Default internally set 500kHz switching frequency
- Synchronization capability to external clock (ISL85005)
- Diode Emulation Mode (DEM) and Forced CCM (FCCM) options (ISL85005)
- Adjustable soft-start time (ISL85005A)
- Output Power-Good (PG) indicator
- Input Undervoltage Lockout (UVLO), input and output overvoltage protection
- High-side cycle-by-cycle current limit, low-side forward and reverse overcurrent protection, and thermal shutdown
- Small 12-pin 3mm x 4mm Dual Flat No-Lead (DFN) package with EPAD for enhanced thermal performance

Applications

- Network and communications equipment
- Battery powered systems
- Multifunction printers
- Point-of-load regulators
- Standard 12V rail supplies
- Embedded computing systems

Typical Application

FIGURE 1. ISL85005 WITH INTERNAL COMPENSATION

FIGURE 2. EFFICIENCY vs OUTPUT CURRENT

Table of Contents

Functional Block Diagram

FIGURE 3. BLOCK DIAGRAM

RENESAS

Pin Configurations

ISL85005
(12 LD 3x4 DFN)
TOP VIEW

SYNC/MODE	1		12	BOOT
PG	2		11	VDD
EN	3	PGND	10	VIN
FB	4	(EPAD)	9	VIN
COMP	5		8	PHASE
AGND	6		7	PHASE

ISL85005A
(12 LD 3x4 DFN)
TOP VIEW

SS	1		12	BOOT
PG	2		11	VDD
EN	3	PGND	10	VIN
FB	4	(EPAD)	9	VIN
COMP	5		8	PHASE
AGND	6		7	PHASE

Pin Descriptions

PIN NUMBER	PIN NAME	DESCRIPTION
1 (ISL85005)	SYNC/ MODE	Synchronization and mode selection input. Connect to VDD for Forced Continuous Conduction Mode (FCCM). Connect to AGND for Diode Emulation Mode (DEM). Connect to an external function generator for synchronization with the positive edge trigger. The internal 1MΩ pull-up resistor to VDD prevents an undefined logic state when SYNC is floating.
1 (ISL85005A)	SS	Soft-start input. This pin provides a programmable soft-start. When the chip is enabled, the regulated 3.5µA pull-up current source charges a capacitor connected from SS to ground. The output voltage of the converter follows the ramping voltage on this pin. Without the external capacitor, the default soft-start is 2.3ms.
2	PG	Power-good, open-drain output. Connect a 10kΩ to 100kΩ pull-up resistor between PG and VDD or between PG and a voltage not exceeding 5.5V. PG transitions high about 1.5ms after the switching regulator's output voltage reaches the regulation threshold, which is typically 85% of the regulated output voltage.
3	EN	Enable input. The regulator is held off when the pin is pulled to ground. The device is enabled when the voltage on this pin rises above 0.6V.
4	FB	Feedback input. The synchronous buck regulator employs a current mode control loop. FB is the negative input to the voltage loop error amplifier. The output voltage is set by an external resistor divider connected to FB. The output voltage can be set to any voltage between the power rail (reduced by converter losses) and the 0.8V reference.
5	COMP	Compensation node. This pin is connected to the output of the error amplifier and compensates the loop. Internal compensation meets most applications. Connect COMP to AGND to select internal compensation. Connect a compensation network between COMP and FB to use external compensation.
6	AGND	The AGND terminal. Provides the return path for the core analog control circuitry within the device. Connect AGND to the board ground plane. AGND and PGND are connected internally within the device. Do not operate the device with AGND and PGND connected to dissimilar voltages.
7, 8	PHASE	Phase switch output node. Connect to the external output inductor.
9, 10	VIN	Voltage supply input. The main power input for the IC. Connect to a suitable voltage supply. Place a ceramic capacitor from VIN to PGND, close to the IC for decoupling.
11	VDD	Low dropout linear regulator decoupling pin. VDD is the internally generated 5V supply voltage and is derived from VIN. The VDD powers all the internal core analog control blocks and drivers. Connect a 1µF capacitor from VDD to the board ground plane. If VIN is between 3V to 5.5V, then connect VDD directly to VIN to improve efficiency.
12	BOOT	Bootstrap input. A floating bootstrap supply pin for the upper power MOSFET gate driver. Connect a 0.1µF capacitor between BOOT and PHASE.
(EPAD)	PGND	Power ground terminal. Provides thermal relief for the package and is connected to the source of the low-side output MOSFET. Connect PGND to the board ground plane using as many vias as possible. AGND and PGND are connected internally within the device. Do not operate the device with AGND and PGND connected to dissimilar voltages.

Ordering Information

PART NUMBER (Notes 2, 3, 4)	PART MARKING	TEMP. RANGE (°C)	OPTION	FREQUENCY (kHz)	TAPE AND REEL (UNITS) (Note 1)	PACKAGE (RoHS COMPLIANT)	PKG. DWG. #
ISL85005FRZ	005F	-40 to +125	SYNC	500	-	12 Ld DFN	L12.3x4
ISL85005FRZ-T	005F	-40 to +125	SYNC	500	6k	12 Ld DFN	L12.3x4
ISL85005FRZ-TK	005F	-40 to +125	SYNC	500	1k	12 Ld DFN	L12.3x4
ISL85005FRZ-T7A	005F	-40 to +125	SYNC	500	250	12 Ld DFN	L12.3x4
ISL85005AFRZ	005A	-40 to +125	SOFT-START	500	-	12 Ld DFN	L12.3x4
ISL85005AFRZ-T	005A	-40 to +125	SOFT-START	500	6k	12 Ld DFN	L12.3x4
ISL85005AFRZ-TK	005A	-40 to +125	SOFT-START	500	1k	12 Ld DFN	L12.3x4
ISL85005AFRZ-T7A	005A	-40 to +125	SOFT-START	500	250	12 Ld DFN	L12.3x4
ISL85005AEVAL1Z	Evaluation Board						
ISL85005ADEMO1Z	Demonstration Board						
ISL85005EVAL1Z	Evaluation Board						
ISL85005DEMO1Z	Demonstration Board						

NOTES:

1. Refer to TB347 for details about reel specifications.
2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), see the ISL85005, ISL85005A product information pages. For more information about MSL, refer to TB363.
4. The ISL85005 is provided with a frequency synchronization input. The ISL85005A is a version of the part with programmable soft-start.

TABLE 1. KEY DIFFERENCES BETWEEN FAMILY OF PARTS

| PART NUMBER	INTERNAL/EXTERNAL COMPENSATION	EXTERNAL FREQUENCY SYNC	PROGRAMMABLE SOFT-START	SWITCHING FREQUENCY (kHz)	CURRENT RATING
ISL85005A	Yes	No	Yes	500	5A
ISL85005	Yes	Yes	No	500	5A
ISL85003	Yes	Yes	No	500	3A
ISL85003A	Yes	No	Yes	500	3A

Typical Application Schematics

FIGURE 4. ISL85005 V_{IN} RANGE FROM 4.5V TO 18V WITH INTERNAL COMPENSATION


FIGURE 5. ISL85005A V_{IN} RANGE FROM 4.5V TO 18V, WITH INTERNAL COMPENSATION WITH PROGRAMMABLE SOFT-START

TABLE 2. COMPONENTS SELECTION (REFER TO Figures 1 AND 2)

V_{OUT}	1.2V	1.8V	2.5V	3.3V	5V
C_5, C_6	10µF	10µF	10µF	10µF	10µF
C_8, C_9	47µF	47µF	47µF	47µF	47µF
C_1	12pF	12pF	12pF	12pF	12pF
L_1	3.3µH	3.3µH	3.3µH	3.3µH	3.3µH
R_1	499kΩ	499kΩ	499kΩ	499kΩ	499kΩ
R_2	998kΩ	392kΩ	232kΩ	157kΩ	95.3kΩ

NOTE: V_{IN} = 12V, I_{OUT} = 5A; The components selection table is a suggestion for typical application using internal compensation mode. For application that requires high output capacitance greater than 200µF, R_1 should be adjusted to maintain loop response bandwidth about 40kHz. See "Loop Compensation Design" on page 19 for more detail.

Absolute Maximum Ratings

VIN, EN to AGND and PGND. . . . . -0.3V to + 24V
PHASE to AGND and PGND . . . . -0.7V to +24V (DC)
PHASE to AGND and PGND . . . . -2V to +24V (40ns)
FB to AGND and PGND. . . . . -0.3V to + 7V
BOOT to PHASE. . . . . -0.3V to + 7V
VDD, COMP, SYNC, PG to AGND and PGND. . . . . -0.3V to + 7V
Junction Temperature Range at 0A . . . .-55°C to +150°C
ESD Rating
   Human Body Model (Tested per JESD22-A114F) 2.5kV
   Machine Model (Tested per JESD22-A115-C) 150V
   Charged Device Model (Tested per JESD22-C101-E) 1kV
Latch-Up (Tested per JESD-78D; Class 2, Level A) 100mA

Thermal Information

Thermal Resistance	θ_{JA} (°C/W)	θ_{JC} (°C/W)

DFN Package (Notes 5, 6)   41   3
Maximum Storage Temperature Range . . . .-65°C to +150°C
Junction Temperature Range . . . .-40°C to +125°C
Pb-Free Reflow Profile . . . . see TB493

Recommended Operating Conditions

V_{IN} Supply Voltage Range . . . . 4.5V to 18V
Load Current Range . . . . 0A to 5A

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

5. θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See TB379.
6. For θ_{JC}, the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications

All parameter limits are established over the recommended operating conditions with T_J = -40°C to +125°C, and with V_{IN} = 12V unless otherwise noted. Typical values are at T_A = +25°C. **Boldface limits apply across the operating junction temperature range, -40°C to +125°C.**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
SUPPLY VOLTAGE						
V_{IN} Voltage Range	V_{IN}		**4.5**		**18**	V
V_{IN} Quiescent Supply Current	I_Q	SYNC = Low, EN > 1V, FB = 0.85V, not switching		3.2	**4.5**	mA
V_{IN} Shutdown Supply Current	I_{SD}	EN = AGND		6	**11**	µA
UNDERVOLTAGE LOCKOUT						
V_{IN} UVLO Threshold		Rising edge		4.20	**4.35**	V
		Falling edge	**3.5**	3.8		V
INTERNAL VDD LDO						
V_{DD} Output Voltage		V_{IN} = 6V to 18V, I_{VDD} = 0mA to 30mA	**4.30**	5.00	**5.50**	V
V_{DD} Output Current Limit				50		mA
OSCILLATOR						
Nominal Switching Frequency	f_{SW}		**400**	500	**600**	kHz
Minimum On-Time	t_{ON}	I_{OUT} = 0mA (Note 8)		120	**140**	ns
Minimum Off-Time	t_{OFF}	(Note 8)		140	**180**	ns
Synchronization Range	SYNC	ISL85005	**300**		**2000**	kHz
SYNC High-Time	t_{HI}	ISL85005	**100**			ns
SYNC Low-Time	t_{LO}	ISL85005	**100**			ns
SYNC Logic Input Low		ISL85005			**0.50**	V
SYNC Logic Input High		ISL85005	**1.20**			V
ERROR AMPLIFIER						
FB Regulation Voltage	V_{FB}	V_{IN} = 4.5V to 18V	**0.792**	0.800	**0.808**	V
FB Leakage Current		V_{FB} = 0.8V (Note 8)		0.3	**10.0**	nA
Open-Loop Bandwidth	BW			5.5		MHz
Gain				70		dB

Electrical Specifications
All parameter limits are established over the recommended operating conditions with T_J = -40°C to +125°C, and with V_{IN} = 12V unless otherwise noted. Typical values are at T_A = +25°C. **Boldface limits apply across the operating junction temperature range, -40°C to +125°C.** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
Output Drive		V_{COMP} = 1.5V		±110		µA
Current Sense Gain	RT			0.15		Ω
Slope Compensation	Se	f_{SW} = 500kHz		550		mV/µs
ENABLE INPUT						
EN Input Threshold		Rising edge	**0.5**	0.6	**0.7**	V
		Hysteresis	**60**	100	**140**	mV
SOFT-START FUNCTION						
Default Soft-Start Time		ISL85005, ISL85005A with SS pin floating	**1.0**	2.3	**3.6**	ms
SS Internal Soft-Start Charging Current		ISL85005A	**2.5**	3.5	**4.5**	µA
POWER-GOOD OPEN-DRAIN OUTPUT						
Output Low Voltage		I_{PG} = 5mA sinking		0.25		V
PG Pin Leakage Current		V_{PG} = V_{DD}		0.01		µA
PG Lower Threshold		Percentage of output regulation	**80**	85	**90**	%
PG Upper Threshold		Percentage of output regulation	**110**	115	**120**	%
PG Thresholds Hysteresis				3		%
Delay Time		Rising edge		1.5		ms
		Falling edge		18		µs
FAULT PROTECTION						
High-Side MOSFET Forward Current Limit Threshold	I_{POCP}		**6**	7.8	**9.5**	A
Low-Side MOSFET Reverse Current Limit Threshold	I_{NOCP}	Current forced into PHASE node, high-side MOSFET is off, SYNC = High		-3.3		A
Low-Side MOSFET Forward Current Limit Threshold		Current in low-side MOSFET at end of low-side cycle.		8.6		A
V_{IN} Overvoltage Threshold		V_{IN} rising	**19**	20		V
		Hysteresis		1		V
Thermal Shutdown Threshold	T_{SD}	Temperature rising		165		°C
	T_{HYS}	Hysteresis		10		°C
POWER MOSFET						
High-Side MOSFET On-Resistance	R_{HDS}	I_{PHASE} = 100mA		57	**95**	mΩ
Low-Side MOSFET On-Resistance	R_{LDS}	I_{PHASE} = 100mA		40	**75**	mΩ
PHASE Pull-Down Resistor		EN = AGND		10		kΩ
DIODE EMULATION						
Zero-Cross Detection Threshold		ISL85005		150		mA

NOTE:

7. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

8. Compliance to limits is assured by characterization and design.

Typical Characteristics V_{IN} = 12V, T_A = +25°C, unless otherwise noted.

FIGURE 6. V_{IN} SHUTDOWN CURRENT vs JUNCTION TEMPERATURE

FIGURE 7. V_{IN} QUIESCENT CURRENT vs JUNCTION TEMPERATURE

FIGURE 8. FEEDBACK VOLTAGE vs JUNCTION TEMPERATURE


FIGURE 9. ENABLE THRESHOLDS vs JUNCTION TEMPERATURE


FIGURE 10. V_{IN} UVLO THRESHOLD vs JUNCTION TEMPERATURE

FIGURE 11. SWITCHING FREQUENCY vs JUNCTION TEMPERATURE

Typical Characteristics V_{IN} = 12V, T_A = +25°C, unless otherwise noted. (Continued)

FIGURE 12. PG DELAY (FALLING) vs JUNCTION TEMPERATURE

FIGURE 13. PG DELAY (RISING) vs JUNCTION TEMPERATURE

FIGURE 14. FORWARD OCP THRESHOLD vs JUNCTION TEMPERATURE

FIGURE 15. LOW-SIDE REVERSE OCP THRESHOLD vs JUNCTION TEMPERATURE

FIGURE 16. HIGH-SIDE $r_{DS(ON)}$ vs JUNCTION TEMPERATURE

FIGURE 17. LOW-SIDE $r_{DS(ON)}$ vs JUNCTION TEMPERATURE

Typical Performance Curves
Circuit of Figure 1. V_{IN} = 12V, V_{OUT} = 5V, L = 3.3µH, f_{SW} = 500kHz, T_A = +25°C, unless otherwise noted.

FIGURE 18. EFFICIENCY vs LOAD, V_{OUT} = 5V

FIGURE 19. EFFICIENCY vs LOAD, V_{OUT} = 3.3V, DEM

FIGURE 20. EFFICIENCY vs LOAD, V_{OUT} = 3.3V, FORCED CCM

FIGURE 21. EFFICIENCY vs LOAD, V_{OUT} = 2.5V, DEM

FIGURE 22. EFFICIENCY vs LOAD, V_{OUT} = 2.5V, FORCED CCM

FIGURE 23. EFFICIENCY vs LOAD, V_{OUT} = 1.8V, DEM

Typical Performance Curves Circuit of Figure 1. V_{IN} = 12V, V_{OUT} = 5V, L = 3.3µH, f_{SW} = 500kHz, T_A = +25°C, unless otherwise noted. (Continued)


FIGURE 24. EFFICIENCY vs LOAD, V_{OUT} = 1.8V, FORCED CCM


FIGURE 25. EFFICIENCY vs LOAD, V_{OUT} = 1.2V, DEM

FIGURE 26. EFFICIENCY vs LOAD, V_{OUT} = 1.2V, FORCED CCM

FIGURE 27. START-UP WITH EN, NO LOAD


FIGURE 28. START-UP WITH EN, I_{OUT} = 5A

FIGURE 29. START-UP WITH V_{IN}, NO LOAD

Typical Performance Curves Circuit of Figure 1. V_{IN} = 12V, V_{OUT} = 5V, L = 3.3µH, f_{SW} = 500kHz, T_A = +25°C, unless otherwise noted. (Continued)



FIGURE 30. START-UP WITH V_{IN}, I_{OUT} = 5A

FIGURE 31. SHUTDOWN WITH EN, I_{OUT} = 10mA

FIGURE 32. SHUTDOWN WITH EN, I_{OUT} = 5A

FIGURE 33. SHUTDOWN WITH V_{IN}, I_{OUT} = 10mA

FIGURE 34. SHUTDOWN WITH V_{IN}, I_{OUT} = 5A

FIGURE 35. STEADY STATE OPERATION IN DCM, I_{OUT} = 0.2A

Typical Performance Curves Circuit of Figure 1. V_{IN} = 12V, V_{OUT} = 5V, L = 3.3μH, f_{SW} = 500kHz, T_A = +25°C, unless otherwise noted. (Continued)

FIGURE 36. STEADY STATE IN FORCED CCM, I_{OUT} = 0.2A

FIGURE 37. LOAD TRANSIENT, 0A → 2.5A → 0A, 2.5A/μs

FIGURE 38. LOAD TRANSIENT, 0A → 5A → 0A, 2.5A/μs

FIGURE 39. HIGH-SIDE FORWARD OVER CURRENT PROTECTION

FIGURE 40. OUTPUT SHORT-CIRCUIT BEHAVIOR

FIGURE 41. LOW-SIDE MOSFET REVERSE OVER CURRENT PROTECTION

Detailed Description

The ISL85005 and ISL85005A combine a synchronous buck controller with a pair of integrated switching MOSFETs. The buck controller drives the internal high-side and low-side N-channel MOSFETs to deliver load currents up to 5A. The buck regulator can operate from an unregulated DC source, such as a battery, with a voltage ranging from +4.5V to +18V. An internal 5V LDO voltage regulator is used to bias the controller. The converter output voltage is programmed using an external resistor divider and generates regulated voltages down to 0.8V. These features make the regulator suited for a wide range of applications.

The controller uses a current mode loop, which simplifies the loop compensation and permits fixed frequency operation over a wide range of input and output voltages. The internal feedback loop compensation option allows for a lower number of external components. The regulator switches at a default of 500kHz, or it can be synchronized from 300kHz to 2MHz on the ISL85005.

The buck regulator is equipped with a lossless current limit scheme. The current in the output stage is derived from temperature compensated measurements of the drain-to-source voltage of the internal power MOSFETs. The current limit threshold is internally set at 7.8A.

Operation Initialization

To start operation, pull EN above 0.6V (typical). The power-on reset circuitry prevents operation if the input voltage is below 4.2V. When the power-on reset requirement is met, the controller soft-starts with a 2.3ms ramp on the ISL85005 or at a rate determined by the value of a capacitor connected between SS and AGND on the ISL85005A.

FCCM Control Scheme

The regulator employs a current mode Pulse-Width Modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting. The current loop consists of the oscillator, the PWM comparator, current-sensing circuit, and a slope compensation circuit. The gain of the current-sensing circuit is typically 150mV/A and the slope compensation is 1.1V/T. The reference for the current loop is in turn provided by the output of an Error Amplifier (EA), which compares the feedback signal at the FB pin to the integrated 0.8V reference. Therefore, the output voltage is regulated by using the error amplifier to control the reference for the current loop.

The error amplifier is an operational amplifier that converts the voltage error signal to a voltage output. The voltage loop is internally compensated with the 30pF and 600kΩ RC network that can support most applications.

PWM operation is initialized by the clock from the oscillator. The upper MOSFET is turned on at the beginning of a cycle and the current in the MOSFET starts to ramp up. When the sum of the current amplifier CSA signal and the slope compensation reaches the control reference of the current loop, the PWM comparator sends a signal to the logic to turn off the upper MOSFET and turn on the lower MOSFET. The lower MOSFET stays on until the end of the cycle. Figure 42 shows the typical operating waveforms during Continuous Conduction Mode (CCM) operation. The dotted lines illustrate the sum of the compensation ramp and the current-sense amplifier's output.

FIGURE 42. CCM OPERATION WAVEFORMS

Light-Load Operation

The ISL85005 monitors both the current in the low-side MOSFET and the voltage of the FB node for regulation. Pulling the SYNC/MODE pin low allows the ISL85005 to enter discontinuous operation when lightly loaded by operating the low-side MOSFET in Diode Emulation Mode (DEM). In this mode, reverse current is not allowed in the inductor, and the output falls naturally to the regulation voltage before the high-side MOSFET is switched for the next cycle. The boundary is set by Equation 1:

$$I_{OUT} = \frac{V_{OUT}(1 - D)}{2Lf_{SW}} \qquad \text{(EQ. 1)}$$

where D = duty cycle, f_{SW} = switching frequency, L = inductor value, I_{OUT} = output loading current, V_{OUT} = output voltage.

Synchronization Control

The ISL85005 can be synchronized from 300kHz to 2MHz by an external signal applied to the SYNC pin. The rising edge on the SYNC triggers the rising edge of the PHASE pulse. Make sure that the on-time of the SYNC pulse is greater than 100ns. Although the maximum synchronized frequency can be as high as 2MHz, the ISL85005 is a current mode regulator that requires a minimum of 140ns on-time to regulate properly. As an example, the maximum recommended synchronized frequency will be about 600kHz with 12V_{IN} and 1V_{OUT}.

Enable, Soft-Start, and Disable

Chip operation begins after V_{IN} exceeds its rising POR trip point (nominal 4.2V). If EN is held low externally, nothing happens until this pin is released. When the voltage on the EN pin is above 0.6V, the LDO powers up and soft-start control begins. The default soft-start time is 2.3ms.

On the ISL85005A, let SS float to select the internal soft-start time with a default of 2.3ms. The soft-start time is extended by connecting an external capacitor between SS and AGND. A 3.5µA current source charges up the capacitor. The soft-start capacitor is charged until the voltage on the SS pin reaches a 2.0V clamp level. However, the output voltage reaches its regulation value when the voltage on the SS pin reaches approximately 0.9V. The capacitor, along with an internal 3.5µA current source, sets the soft-start interval of the converter, t_{SS}, according to Equation 2:

$$C_{SS}[nF] = 3.5 \cdot t_{SS}[mS] - 1.6nF \qquad \text{(EQ. 2)}$$

Output Voltage Selection

The regulator output voltage is programmed using an external resistor divider that scales the feedback relative to the internal reference voltage. The scaled voltage is fed back to the inverting input of the error amplifier (see Figure 43).

The output voltage programming resistor, R_2, depends on the value chosen for the feedback resistor, R_1, and the desired regulator output voltage, V_{OUT} (see Equation 2). The R_1 value determines the gain of the feedback loop. See "Loop Compensation Design" on page 19 for more details. The value for the feedback resistor is typically between 10kΩ and 600kΩ.

$$R_2 = \frac{R_1 \cdot 0.8V}{V_{OUT} - 0.8V} \qquad \text{(EQ. 3)}$$

If the output voltage desired is 0.8V, then R_2 is left unpopulated. R_1 is still required to set the low frequency pole of the modulator compensation.


FIGURE 43. EXTERNAL RESISTOR DIVIDER

Protection Features

The regulator limits current in all on-chip power devices. Overcurrent limits are applied to the two output switching MOSFETs as well as to the LDO linear regulator that feeds VDD. Input and output overvoltage protection circuitry on the switching regulator provides a second layer of protection.

Forward Overcurrent Protection

The current flowing through the internal high-side MOSFET is monitored during the on-time and compared to a typical 7.8A overcurrent limit threshold. If the current exceeds the overcurrent limit threshold, the high-side MOSFET is immediately turned off and does not turn on again until the next switching cycle. The current through the low-side switching MOSFET is sampled during off time. If the low-side MOSFET current exceeds 8.6A at the end of the low-side cycle, then the high-side MOSFET skips the next cycle, allowing the inductor current to decay to a safe level before resuming switching.

Reverse Overcurrent Protection

Similar to the overcurrent, the negative current protection is enabled by monitoring the current across the low-side MOSFET, as shown in Figure 41 on page 14. When the inductor current reaches -3.3A, the synchronous rectifier is turned off. This limits the ability of the regulator to actively pull down the output voltage and prevents large reverse currents that may fall outside the range of the high-side current-sense amplifier.

Output Overvoltage Protection

The output overvoltage protection is triggered when the output voltage exceeds 115% of the nominal voltage setting point. In this condition, high-side and low-side MOSFETs are turned off until the output drops to within the regulation band. When the output is in regulation, the controller restarts under internal SS control.

Input Overvoltage Protection

The input overvoltage protection system prevents operation of the switching regulator when the input voltage is higher than 20V. The high-side and low-side MOSFETs are turned off and the converter restarts under internal SS control when the input voltage returns to normal.

Thermal Overload Protection

Thermal overload protection limits the maximum die temperature, and thus the total power dissipation in the regulator. A sensor on the chip monitors the junction temperature. A signal is sent to the fault monitor circuits whenever the junction temperature (T_J) exceeds +165°C, and this causes the switching regulator and LDO to shut down.

The switching regulator turns on again and soft-starts after the IC's junction temperature cools by 10°C. For continuous operation, do not exceed the +125°C junction temperature rating.

Power Derating Characteristics

To prevent the regulator from exceeding the maximum junction temperature, some thermal analysis is required. The temperature rise is given by Equation 4:

$$T_{RISE} = (PD)(\theta_{JA}) \qquad \text{(EQ. 4)}$$

where PD is the power dissipated by the regulator and θ_{JA} is the thermal resistance from the junction of the die to the ambient

temperature. The junction temperature, T_J, is given by [Equation 5](#):

$$T_J = (T_A + T_{RISE}) \qquad \text{(EQ. 5)}$$

where T_A is the ambient temperature. The DFN package's θ_{JA} is 49 (°C/W).

The actual junction temperature should not exceed the absolute maximum junction temperature of +125°C when considering the thermal design.

Application Guidelines

Boot Undervoltage Detection

The internal driver of the high-side FET is equipped with a boot Undervoltage (UV) detection circuit. If the voltage difference between BOOT and PHASE falls below 2.5V, the UV detection circuit allows the low-side MOSFET on for 300ns to recharge the bootstrap capacitor.

Although the ISL85005 and ISL85005A include an internal bootstrap diode, efficiency can be improved by using an external supply voltage and bootstrap Schottky diode. The external diode is then sourced from a fixed external 5V supply or from the output of the switching regulator if this is at 5V. The bootstrap diode can be a low cost type, such as the BAT54.


FIGURE 44. EXTERNAL BOOTSTRAP DIODE

Switching Regulator Output Capacitor Selection

An output capacitor is required to filter the inductor current and supply the load transient current. The filtering requirements are a function of the switching frequency, the ripple current, and the required output ripple. The load transient requirements are a function of the slew rate (di/dt) and the magnitude of the transient load current. These requirements are generally met with a mix of capacitor types and careful layout.

High-frequency ceramic capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the Equivalent Series Resistance (ESR) and voltage rating requirements rather than actual capacitance requirements.

Place he high-frequency decoupling capacitors as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. Consult with

the manufacturer of the load on specific decoupling requirements.

The shape of the output voltage waveform during a load transient that represents the worst case loading conditions ultimately determines the number of output capacitors and their type. When this load transient is applied to the converter, most of the energy required by the load is initially delivered from the output capacitors. This is due to the finite amount of time required for the inductor current to slew up to the level of the output current required by the load. This phenomenon results in a temporary dip in the output voltage. At the very edge of the transient, the Equivalent Series Inductance (ESL) of each capacitor induces a spike that adds on top of the existing voltage drop due to the ESR.

After the initial spike, attributable to the ESR and ESL of the capacitors, the output voltage experiences sag. This sag is a direct consequence of the amount of capacitance on the output.

During the removal of the same output load, the energy stored in the inductor is dumped into the output capacitors. This energy dumping creates a temporary hump in the output voltage. This hump, as with the sag, can be attributed to the total amount of capacitance on the output. [Figure 45](#) shows a typical response to a load transient.

FIGURE 45. TYPICAL TRANSIENT RESPONSE

The amplitudes of the different types of voltage excursions can be approximated using [Equations 6](#), [7](#), [8](#), and [9](#).

$$\Delta V_{ESR} = ESR \bullet I_{tran} \qquad \text{(EQ. 6)}$$

$$\Delta V_{ESL} = ESL \bullet \frac{dI_{tran}}{dt} \qquad \text{(EQ. 7)}$$

$$\Delta V_{SAG} = \frac{L_{OUT} \bullet I_{tran}^2}{C_{OUT} \bullet (V_{IN} - V_{OUT})} \qquad \text{(EQ. 8)}$$

$$\Delta V_{HUMP} = \frac{L_{OUT} \cdot I_{tran}^2}{C_{OUT} \cdot V_{OUT}} \quad \text{(EQ. 9)}$$

where I_{tran} = Output load current transient and C_{OUT} = Total output capacitance.

In a typical converter design, the ESR of the output capacitor bank dominates the transient response. The ESR and the ESL are typically the major contributing factors in determining the output capacitance. The number of output capacitors can be determined by using Equation 10, which relates the ESR and ESL of the capacitors to the transient load step and the voltage limit (ΔV_O):

$$\text{Number of Caps} = \frac{\dfrac{ESL \cdot I_{tran}}{dt} + ESR \cdot I_{tran}}{\Delta V_O} \quad \text{(EQ. 10)}$$

If ΔV_{SAG} or ΔV_{HUMP} are too large for the output voltage limits, then the amount of capacitance may need to be increased. In this situation, a trade-off between output inductance and output capacitance may be necessary.

The ESL of the capacitors, which is an important parameter in the above equations, is not usually listed in the specification. Practically, it can be approximated using Equation 11 if an Impedance vs Frequency curve is given for a specific capacitor:

$$ESL = \frac{1}{C(2 \cdot \pi \cdot f_{res})^2} \quad \text{(EQ. 11)}$$

where f_{res} is the resonant frequency in which the lowest impedance is achieved.

The ESL of the capacitors becomes a concern when designing circuits that supply power to loads with high rates of change in the current.

Output Inductor Selection

Select the output inductor to meet the output voltage ripple requirements and minimize the converter's response time to the load transient. The inductor value determines the converter's ripple current and the output ripple voltage is a function of the ripple current. The ripple voltage and current are approximated by Equations 12 and 13:

$$\Delta I = \frac{(V_{IN} - V_{OUT})}{Fs \cdot L} \cdot \frac{V_{OUT}}{V_{IN}} \quad \text{(EQ. 12)}$$

$$\Delta V_{OUT} = \Delta I \times ESR \quad \text{(EQ. 13)}$$

Increasing the inductance value reduces the ripple current and voltage. However, the large inductance values reduce the converter's response time to a load transient. Furthermore, the ripple current is an important signed-in current mode control. Therefore, set the ripple inductor current to approximately 30% of the maximum output current for optimized performance.

One of the parameters limiting the converter's response to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the regulator will provide either 0% or 100% duty cycle in response to a load transient. The response time is the time required to slew the inductor current from an initial current value to the transient current level. During this interval, the difference between the inductor current and the transient current level must be supplied by the output capacitor. Minimizing the response time can minimize the output capacitance required.

The response time to a transient is different for the application of load and the removal of load. Equations 14 and 15 give the approximate response time interval for application and removal of a transient load:

$$t_{RISE} = \frac{L \times I_{tran}}{V_{IN} - V_{OUT}} \quad \text{(EQ. 14)}$$

$$t_{FALL} = \frac{L \times I_{tran}}{V_{OUT}} \quad \text{(EQ. 15)}$$

where I_{tran} is the transient load current step, t_{RISE} is the response time to the application of load, and t_{FALL} is the response time to the removal of load. The worst case response time can be either at the application or removal of load. Check both of these equations at the minimum and maximum output levels for the worst case response time.

Input Capacitor Selection

Use a mix of input bypass capacitors to control the input voltage ripple. Use ceramic capacitors for high frequency decoupling and bulk capacitors to supply the current needed each time the switching MOSFET turns on. Place the ceramic capacitors physically close to the MOSFET VIN pins (switching MOSFET drain) and PGND.

The important parameters for the bulk input capacitance are the voltage rating and the RMS current rating. For reliable operation, select bulk capacitors with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. Their voltage rating should be at least 1.25 times greater than the maximum input voltage, while a voltage rating of 1.5 times is a conservative guideline. For most cases, the RMS current rating requirement for the input capacitor of a buck regulator is approximately half the DC load current.

The maximum RMS current required by the regulator may be more closely approximated through Equation 16:

$$I_{RMS(MAX)} = \sqrt{\frac{V_{OUT}}{V_{IN}} \cdot \left(I_{OUT(MAX)}^2 + \frac{1}{12} \cdot \left(\frac{V_{IN} - V_{OUT}}{L \cdot f_s} \cdot \frac{V_{OUT}}{V_{IN}} \right)^2 \right)} \quad \text{(EQ. 16)}$$

For a through-hole design, several electrolytic capacitors may be needed, especially at temperatures less than -25°C. The electrolytic's ESR can increase ten times higher than at room temperature and cause input line oscillation. In this case, use a more thermally stable capacitor such as X7R ceramic. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating. Some capacitor series available from reputable manufacturers are surge current tested.

Loop Compensation Design

When COMP is not connected to GND, the COMP pin is active for external loop compensation. In an application with extreme temperatures, such as less than -10°C or greater than +85°C, use external compensation. The regulator uses constant frequency peak current mode control architecture to achieve a fast loop transient response. An accurate current sensing pilot device in parallel with the upper MOSFET is used for peak current control signal and overcurrent protection. The inductor is not considered a state variable because its peak current is constant, and the system becomes a single order system. It is much easier to design a Type II compensator to stabilize the loop than to implement voltage mode control. Peak current mode control has an inherent input voltage feed-forward function to achieve good line regulation. Figure 46 shows the small signal model of the synchronous buck regulator.


FIGURE 46. SMALL SIGNAL MODEL OF SYNCHRONOUS BUCK REGULATOR

FIGURE 47. TYPE II COMPENSATOR

Figure 47 shows the Type II compensator. Its transfer function is expressed, as shown in Equation 17:

$$A_V(S) = \frac{\hat{v}_{comp}}{\hat{v}_o} = \frac{1}{(C_6 + C_7) \cdot R_1} \frac{\left(1 + \frac{S}{\omega_{cz1}}\right)\left(1 + \frac{S}{\omega_{cz2}}\right)}{S\left(1 + \frac{S}{\omega_{cp1}}\right)\left(1 + \frac{S}{\omega_{cp2}}\right)} \quad \text{(EQ. 17)}$$

where:

$$\omega_{cz1} = \frac{1}{R_6 C_6}, \quad \omega_{cz2} = \frac{1}{R_1 C_3}, \quad \omega_{cp1} = \frac{C_6 + C_7}{R_6 C_6 C_7}, \quad \omega_{cp2} \approx 350\,\text{kHz}$$

Compensator Design Goal

High DC Gain

Choose Loop bandwidth f_c of approximately 50kHz or 1/10 of the switching frequency.

• Gain margin: >10dB

• Phase margin: >40°

The compensator design procedure is as follows:

The loop gain at crossover frequency of f_c has a unity gain. Therefore, the compensator resistance, R_6, is determined by Equation 18.

$$R_6 = 2\pi f_c C_o R_t R_1 \approx f_c \cdot C_o R_1 \quad \text{(EQ. 18)}$$

Note that C_o is the actual capacitance seen by the regulator, which may include ceramic high frequency decoupling and bulk output capacitors. Ceramic may have to be derated by approximately 40% depending on dielectric, voltage stress, and temperature. Compensator capacitor C_6 is then given by Equations 19 and 20.

$$C_6 = \frac{R_o C_o}{10 R_6} = \frac{V_o C_o}{10 I_o R_6} \quad \text{(EQ. 19)}$$

$$C_7 = \max\left[\frac{R_c C_o}{10 R_6}, \frac{1}{\pi f_s R_6}\right] \quad \text{(EQ. 20)}$$

An optional zero can boost the phase margin. ω_{cz2} is a zero due to R_1 and C_3.

Put compensator zero, ω_{cz2} from $1/2 f_c$ to f_c.

$$C_3 = \frac{1}{2\pi f_c R_1} \quad \text{(EQ. 21)}$$

For internal compensation mode, R_6 is equal 600kΩ and C_6 is 30pF. Equation 18 can be rearranged to solve for R_1.

Layout Considerations

The layout is very important in a high frequency switching converter design. With power devices switching efficiently at 500kHz, the resulting current transitions from one device to another cause voltage spikes across the interconnecting impedances and parasitic circuit elements. These voltage spikes can degrade efficiency, radiate noise into the circuit, and lead to device overvoltage stress. Careful component layout and Printed Circuit Board (PCB) design minimizes these voltage spikes.

A snubber can be added to reduce voltage spikes. The snubber consists of a resistor and a capacitor that are connected in series from the PHASE pin to PGND pin. The snubber damps the voltage ringing caused by parasitic inductance and capacitance. Another option to reduce voltage spikes is to add a boot resistor in series with the boot capacitor, which slows down the turn-on of the high-side FET and allows more time for the parasitic network to discharge.

As an example, consider the turn-off transition of the upper MOSFET. Before turn-off, the MOSFET is carrying the full load

current. During turn-off, current stops flowing in the MOSFET and is picked up by the internal body diode. Any parasitic inductance in the switched current path generates a large voltage spike during the switching interval. Careful component selection, tight layout of the critical components, and short, wide traces minimize the magnitude of voltage spikes.

There are two sets of critical components in the regulator switching converter. The switching components are the most critical because they switch large amounts of energy and therefore tend to generate large amounts of noise. Next are the small signal components, which connect to sensitive nodes or supply critical bypass current and signal coupling.

A multi-layer PCB is recommended. Figure 48 shows the connections of the critical components in the converter. Note that capacitors C_{IN} and C_{OUT} could each represent numerous physical capacitors. Dedicate one solid layer, usually a middle layer of the PCB, for a ground plane and make all critical component ground connections with vias to this layer. Dedicate another solid layer as a power plane and break this plane into smaller islands of common voltage levels. Keep the metal runs from the PHASE terminals to the output inductor short. The power plane should support the input power and output power nodes. Use copper-filled polygons on the top and bottom circuit layers for the phase nodes. Use the remaining printed circuit layers for small signal wiring.

To dissipate heat generated by the internal LDO and MOSFETs, the ground pad should be connected to the internal ground plane through at least five vias. This allows the heat to move away from the IC and ties the pad to the ground plane through a low impedance path.

Place the switching components close to the regulator first. Minimize the length of the connections between the input capacitors, C_{IN}, and the power switches by placing them nearby. Position both the ceramic and bulk input capacitors as close to the upper MOSFET drain as possible.

KEY

▨ ISLAND ON CIRCUIT AND/OR POWER PLANE LAYER

▽ VIA CONNECTION TO GROUND PLANE

FIGURE 48. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS

The critical small signal components include any bypass capacitors, feedback components, and compensation components. Place the compensation components close to the FB and COMP pins. Place the feedback resistors as close as possible to the FB pin with vias tied straight to the ground plane. Figure 49 shows a recommended layout example.


FIGURE 49. RECOMMEND LAYOUT (TOP LAYER)

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, however, not warranted. Please visit our website to make sure you have the latest revision.

| DATE	REVISION	CHANGE
May 17, 2018	FN8871.2	Updated Pin Configuration labels from "4X3" to "3X4". Updated Ordering information by adding tape and reel parts to table, adding tape and reel quantity column, updating Note 1, adding demonstration board parts. Removed About Intersil section and updated disclaimer.
Aug 17, 2017	FN8871.1	In the Component Selection Table, for C_1, changed "15pF" to "12pF" for all voltages. Updated Figures 27-34. Updated Figure 39. In Output Voltage Selection on page 16, changed the maximum value of the feedback resistor from "400kΩ" to "600kΩ". In Layout Considerations on page 19, added the second paragraph, which is a description of a snubber. Updated Figure 49.
Nov 28, 2016	FN8871.0	Initial release

Package Outline Drawing

L12.3x4
12 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE
Rev 1, 3/15

TOP VIEW

SEE DETAIL "X"

0.90 MAX

SIDE VIEW

PIN #1 INDEX AREA

3.30 ±0.10

2X 2.50

10X 0.50

12X 0.25 ±0.05
0.10 M C A B

1.70 ±0.10

12X 0.40 ± 0.05

BOTTOM VIEW

(12X 0.60)

(12 X 0.25)

(3.30)

(2.50)

(10x 0.50)

(1.70)

(2.80)

TYPICAL RECOMMENDED LAND PATTERN

DETAIL "X"

0.203 REF

0.00 MIN.
0.05 MAX.

SEATING PLANE

0.10 C

0.08 C

NOTES:

1. Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.

2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.

3. Unless otherwise specified, tolerance : Decimal ± 0.05

4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.

5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).

6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

7. Reference document JEDEC MO-229.