

KIT33907LAEEVB and KIT33908LAEEVB Evaluation Board



Figure 1. KIT33907LAEEVB and KIT33908LAEEVB Board





Contents

1 Important Notice		3
2 Getting Started		4
3 Terms		5
4 Getting to Know the Hardware		6
5 Accessory Interface Board		20
6 Installing the Software and Set	tting up the Hardware	22
8 Graphical User Interface		24
9 Schematic		29
10 Board Layout		30
11 References		35
12 Revision History		36



1

Important Notice

Freescale provides the enclosed product(s) under the following conditions:

This evaluation kit is intended for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation kit may be used with any development system or other source of I/O signals by simply connecting it to the host MCU or computer board via off-the-shelf cables. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The goods provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end product incorporating the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact Freescale sales and technical support services.

Should this evaluation kit not meet the specifications indicated in the kit, it may be returned within 30 days from the date of delivery and will be replaced by a new kit.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical", must be validated for each customer application by customer's technical experts.

Freescale does not convey any license under its patent rights nor the rights of others. Freescale products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use Freescale products for any such unintended or unauthorized application, the Buyer shall indemnify and hold Freescale and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2015



2 Getting Started

2.1 Kit Contents/Packing List

The KIT33907LAEEVB and KIT33908LAEEVB contents include:

- Assembled and tested evaluation board/module in anti-static bag
- Warranty card

2.2 Jump Start

Freescale's analog product development boards help to easily evaluate Freescale products. These tools support analog mixed signal and power solutions including monolithic ICs using proven high-volume SMARTMOS mixed signal technology, and system-in-package devices utilizing power, SMARTMOS and MCU dies. Freescale products enable longer battery life, smaller form factor, component count reduction, ease of design, lower system cost and improved performance in powering state of the art systems.

- Go to www.freescale.com/analogtools
- Locate your kit
- Review your Tool Summary Page
- Look for



• Download documents, software, and other information

Once the files are downloaded, review the user guide in the bundle. The user guide includes setup instructions, BOM and schematics. Jump start bundles are available on each tool summary page with the most relevant and current information. The information includes everything needed for design.

2.3 Required Equipment and Software

To use this kit, you need

• 2.7 V to 40 V power supply, 3.0 A capability

Notes: When not connected to an MCU, the KITUSBSPIDGLVME can be used for register setting. In this case, the SPIGen dongle and USB cable are required. For more information, see the "SPIGen 7 User Guide".

2.4 System Requirements

The kit requires the following:

USB-enabled PC with Windows[®] XP or higher



3 Terms

Part Number or Parameter	Definition
CAN_5V	5.0 V CAN voltage
EVB	Evaluation Board
FCCU	Fault Collection and Control Unit
FS0B	Fail-safe Output Number 0
INTB	Interrupt
Ю	Input/Output
LDO	Low-dropout Regulator
RSTB	Reset
SMPS	Switching Mode Power Supply
SPIGen	Software utility (installed on a PC) provides communication functions between the PC and a Freescale evaluation board
V _{AUX}	Auxiliary power supply
V _{CCA}	Power supply for ADC
V _{PRE}	Pre-regulator voltage
WD	Watchdog



4 Getting to Know the Hardware

4.1 Board Overview

KIT33907LAEEVB and KIT33908LAEEVB evaluation boards demonstrate the functionality of the SMARTMOS MC33907 and MC33908 power system basis chips, respectively. These ICs are equipped with an intelligent power management system including safety features targeting the latest ISO26262 automotive functional safety standard. The EVB is a standalone board that can be used either with a compatible microcontroller or with a PC. In the latter case, it is necessary to use an KITUSBSPIDGLEVME accessory interface board. See section "Required Equipment and Software".

4.2 Board Features

This EVB comes mounted with either an MC33907or an MC33908 IC. The main features of the board are as follows:

- V_{BAT} power supply either through power jack (2.0 mm) or phoenix connector
- V_{CORE} configuration:1.23 V or 3.3 V
- V_{CCA} configuration:
 - 5.0 V/3.3 V
 - Internal transistor or external PNP
- V_{AUX} configuration:
- 3.3 V or 5.0 V
- Enabled or disabled at startup
- Ignition key switch
- LIN bus
- CAN bus
- IO connector (IO_0 to IO_5)
- Debug connector (SPI bus, CAN digital, LIN digital, RSTB, FS0B, INTB, Debug, MUX_OUT)
- Signalling LED to give state of signals or regulators

4.3 MC33907 and MC33908 Device Features

The MC33907 and the MC33908 are multi-output ICs, with power supply and HSCAN transceiver. These devices have been designed specifically with the automotive market in mind. The MC33907 is designed to support up 800 mA on V_{CORE} , while MC33908 supports up to 1.5 A on V_{CORE} . All other features are the same. Both devices support following functions:


Table 1. Device Features

Device	Description	Features
MC33907/ MC33908	Power system basis chip with high-speed CAN and LIN transceivers	 Highly flexible SMPS pre-regulator, allowing two topologies: non-inverting buck-boost or standard buck Switching mode power supply (SMPS) dedicated to MCU core supply: 1.2 V or 3.3 V, delivering up to 1.5 A for the MC33908 and up to 800 mA for the MC33907 Linear voltage regulator dedicated to MCU A/D reference voltage or I/Os supply (VCCA): 5.0 V or 3.3 V Linear voltage regulator dedicated to auxiliary functions or to a sensor supply (VCCA tracker or independent 5.0 V/3.3 V) Multiple wake-up sources in Low-power mode: CAN and/or IOs Battery voltage sensing and multiplexer output terminal (various signal monitoring) Enhanced safety block associated with fail-safe outputs Six configurable I/Os ISO11898 high-speed CAN interface compatibility for baud rates of 40 kB/s to 1.0 MB/s High EMC immunity and ESD robustness



4.4 Board Description

The EVB comes with either a Freescale MC33907 or MC33908 IC mounted on it. Below is a board-level logic diagram.






Table 2. Board Description

Name	Description
Buck/Buck-Boost Section	VPRE DC/DC selection mode, either Boost or Buck
Battery Connection	Battery voltage input, either on Jack (black connector) or Phoenix (green) connector
Main Switch	Battery voltage ON/OFF
Ignition Key Switch	Simulate ignition key. Connected to IO_0



Table 2. Board Description (continued)

Name	Description
LIN Bus	LIN bus as a master
CAN Bus	CANH and CANL differential pair
I/Os of MC33907_8	All IOs, VDDIO and GND available
Second Resistor Bridge - V _{DRIFT} Selection	Bridge resistor for V _{CORE} redundant check
Main Signals of MC33907_8	• SPI, VDDIO, fail-safe pin, CAN and LIN digital, MUXOUT, INTB and RSTB available
V _{CCA} and V _{AUX} Selection	V _{CCA} and V _{AUX} voltage selection
FS Output Circuitry	FS0B configuration
SPI Dongel Connector	Connector with SPI bus. Compliant to SPIGen Freescale board
DBG Mode Select	Controls Debug or Normal mode entering at boot up
V _{CORE} Selection	V _{CORE} voltage selection
Compensation Network	Compensation network selection
LEDs for Power Supplies	Switches for ON/OFF on LEDs
Power Supplies	 MC33907LAE or MC33908LAE output power supply (V_{PRE}, V_{CORE}, V_{AUX}, V_{CCA}) (only for MC33907LAE and MC33908LAE)

4.5 **Evaluation Board Configuration**

Figure 3 shows a configuration example for the EVB, which enables:

- V_{CORE} 3.3 V ٠
- Compensation network for MPC5643L •
- V_{CCA} and V_{AUX} = 5.0 V •
- V_{CCA} with external PNP •
- Debug mode •
- V_{PRE} in Buck mode •
- •
- V_{DDIO} tied to V_{CCA} Various signalling LEDs enabled •
- IO1 configured as IN/OUT •






Figure 3. Default Board Configuration

4.6 LED Definitions

The following table lists the LEDs used as visual output devices on the EVB:

Table 3. LEDs

Schematic Label	Name	Description
D6	V _{PRE}	Indicator of pre-regulator voltage
D7	V _{AUX}	Indicator of auxiliary power supply
D8	V _{CCA}	Indicator of ADC power supply
D9	CAN_5V	Indicator of 5.0 V CAN voltage
D10	IO_5	Indicator of IO_5 state
D11	IO_4	Indicator of IO_4 state
D12	FS0B	Indicator for fail-safe output number 0
D13	V _{BAT_P}	Indicator of battery voltage after protection diode
D14	RSTB	Indicator of a reset
D15	INTB	Indicator of an interrupt
D17	V _{CORE}	Indicator of V _{CORE} power supply

4.7 Test Point Definitions

The following test-point jumpers provide access to signals on the MC33907 or MC33908 IC:

Table 4. Test Points

Schematic Label	Signal Name	Description
TP2	J24.3	-
TP3	J24.5	-
TP4	J24.7	-
TP5	J20.16	-
TP6	PGND	Power ground
TP7	PGND	Power ground
TP8	GND	Ground
TP9	GND	Ground
TP10	GND	Ground
TP11	GND	Ground
TP12	GND	Ground
TP13	GND	Ground
TP14	GND	Ground
TP15	GND	Ground



Table 4. Test Points (continued)

Schematic Label	Signal Name	Description
TP16	GND	Ground
TP17	GND	Ground
TP18	J24.2	-
TP19	J24.4	-
TP20	J24.6	-
TP21	J24.8	-
TP22	J24.10	-
TP23	J24.12	-
TP24	J24.14	-
TP25	J24.16	-
TP26	V _{PRE}	Pre-regulator voltage
TP27	V _{CORE}	Core voltage for the MCU
TP28	CANH	-
TP29	CANL	-
TP30	LIN	LIN bus
TP31	MUX_OUT	Output from the analog multiplexer
TP32	FS0B	Fail-safe output
TP33	RSTB	Reset signal
TP34	INTB	Interrupt output
TP35	V_{SW}	V _{PRE} Switching voltage
TP36	V _{AUX}	Auxiliary power supply
TP37	V _{CCA}	ADC power supply
TP38	CAN_5V	CAN power supply
TP39	V _{SUP3}	Supply voltage
TP40	VSW_Core	V _{CORE} supply voltage

4.8 Connector and Jumper Definitions

Table 5. Main Power Supply Connector

JP1 Pin Number	Name of Power Rail	Description
1	V _{CORE}	Core voltage for the MCU
2	PGND	Power ground
3	V _{CCA}	ADC power supply
4	GND	Ground
5	V _{AUX}	Auxiliary power supply
6	GND	Ground
7	CAN_5V	CAN power supply
8	GND	Ground
9	V _{PRE}	Pre-regulator voltage
10	PGND	Power ground

Table 6. Jumpers J1 through J31 (Including Connectors)

Schematic Label	Pin Number	Pin Name	Jumper/Pin Function
J1	Compensation network for FB_core – part 1		
	1-2		V _{CORE} = 1.23 V
	3-4		V _{CORE} = 3.3 V
J2	C_OUT – selection of output capacitance for V_{CORE} If connected, output capacitance is 40 μ F, 20 μ F otherwise		
	No jumper		C _{OUT} = 20 μF
	1-2		C _{OUT} = 40 μF
J3	Power supply DC 12 V		
J4	Buck-boost/standard buck mode configuration		
	1-2		Buck-boost configuration
	3-4		
	No jumper		Buck only configuration
J5	V _{CORE} selection		
	1-2		V _{CORE} = 1.23 V
	3-4		V _{CORE} = 3.3 V




Schematic Label	Pin Number	Pin Name	Jumper/Pin Function
J6	Configuration for Boots_core pin		
	1-2		Boots_core pin connected to GND – used for devices with linear voltage regulator on $V_{\mbox{CORE}}$
	2-3		Boots_core pin connected to SW_core – used for devices with switching mode power supply on V _{CORE}
J7		nax. voltage = 40 should be used to	V) o supply EVB from protected voltage source
	1	VBAT	Positive supply
	2	GND	Ground
J8	Power supply fo Allows disconne Normally (no me	cting of all three	supply pins for current measurements pers should be connected
	1-2		Enables power supply (V _{BAT_P}) for VSUP3 pin of MC33907 (or MC33908)
	3-4		Enables power supply (V_{SUP}) for VSUP1 and VSUP2 pins of MC33907 (or MC33908)
J9	Compensation r	network for FB_co	bre – part 2
	1-2		V _{CORE} = 1.23 V
	3-4		V _{CORE} = 3.3 V
J10	V _{SNS} EN – con	IS_EN – connects battery voltage before filter to V _{SENSE}	
J11	External transist	or for V _{CCA}	
	1-2		Emitter of Q2 connected to VCCA_E
	2-3		External transistor Q2 is not used
J12	IO_0_PD – pulls down IO_0		
J13	FS0B pull-up connection		
	1-2		FS0B pull-up is supplied from V _{SUP3}
	2-3		FS0B pull-up is supplied from V _{DDIO}
J14	Connects base of the transistor Q2 to the VCCA_B pin		
J15	External resistor bridge monitoring (for future use) Used in conjunction with J18 Resistor bridge has to be in same configuration as J5 Voltage on this voltage divider has to be adjusted to same level as for first bridge using potentiometer F		e configuration as J5
	1-2		V _{CORE} = 1.23 V
	3-4		V _{CORE} = 3.3 V
J16	V _{DDIO} tracking	1	
	1-2		V _{DDIO} tracks V _{CCA}
	2-3		V _{DDIO} tracks V _{CORE}



Schematic Label	Pin Number	Pin Name	Jumper/Pin Function
J17	DBG_EN - enables debug mode		
	No jumper		Normal mode
	1-2		Debug mode
J18	DRIFT_MONIT	- External resisto	br bridge monitoring
	1-2		Second resistor bridge on IO_1 is disabled
	2-3		Reserved for future use
J19	V _{CCA} /V _{AUX} regu	lator selection	
	1-3 and 2-4		V _{AUX} is disabled
	3-5 and 4-6		V _{AUX} is enabled
J20	Additional Inputs	s/Output	
	1	FS0B	Fail-safe output
	2	VDDIO	V _{DDIO} voltage
	3	MISO	SPI – Master Input Slave Output
	4	RSTB	Reset pin – connect to the reset line of the MCU
	5	MOSI	SPI – Master Output Slave Input
	6	GND	Ground
	7	SCLK	SPI – clock
	8	GND	Ground
	9	NCS	SPI – Chip Select
	10	GND	Ground
	11	MUX_OUT	Output from the multiplexer – connect to the MCU's ADC
	12	INTB	Interrupt pin – connect to the MCU IO with an interrupt capability
	13	RXD_L	LIN receive pin – connect to the MCU
	14	TXD_L	LIN transmit pin – connect to the MCU
	15	GND	Ground
	16	TP5	-
	17	RXD	CAN receive pin – connect to the MCU
	18	TXD	CAN transmit pin – connect to the MCU
	19	DBG	Debug pin
	20	GND	Ground



Schematic Label	Pin Number	Pin Name	Jumper/Pin Function					
J21	LIN connector							
	1	LIN	LIN after transceiver (NOT the MCU side)					
	2	GND	Ground					
J22	CAN connector							
	1	CANH	CANH signal after transceiver (NOT the MCU side)					
	2	CANL	CANL signal after transceiver (NOT the MCU side)					
J23	General Inputs/Outputs							
	pin1	IO_1	-					
	pin2	IO_0	-					
	pin3	IO_3	-					
	pin4	IO_2	-					
	pin5	IO_5	-					
	pin6	IO_4	-					
	pin7	VDDIO	-					
	pin8	NC	-					
	pin9	VBAT	-					
	pin10	GND	-					



Schematic Label	Pin Number	Pin Name	Jumper/Pin Function					
J24	SPI/USB dongle or MCU connection SPI/USB dongle should be directly connected to this port							
	pin1	GND	Ground					
	pin2	TP18	-					
	pin3	TP2	-					
	pin4	TP19	-					
	pin5	TP3	-					
	pin6	TP20	-					
	pin7	TP4	-					
	pin8	TP21	-					
	pin9	SCLK	SPI – clock					
	pin10	TP22	Not connected					
	pin11	MOSI	SPI – Master Output Slave Input					
	pin12	TP23	-					
	pin13	MISO	SPI – Master Input Slave Output					
	pin14	TP24	-					
	pin15	NCS	SPI – Chip Select					
	pin16	TP25	-					
J25	Power supply for LEDs on IO_4 and IO_5 (D11, D10)							
	1-2		Enables power supply for IO_4 (D11)					
	3-4		Enables power supply for IO_5 (D10)					
J26	RSTB_LED_EN	– enables LED	D14 for RSTB output					
J27	INTB_LED_EN	– enables LED [D15 for INTB output					
J28	105_0UT - 10_	5 output configu	ration					
	1-2		IO_5 connected to LED D10 via transistor Q5					
	2-3		IO_5 pulled down					
J29	104_0UT - 10_4	4 output configu	ration					
	1-2		IO_4 pulled down					
	2-3		IO_4 connected to LED D11 via transistor Q6					
J30	Enable LED D12	2 for fail-safe.	·					
J31	Enables LED D1	13 as indicator o	f power supply					
J32	Enables LED D1	17 as indicator fo	or V _{CORE} power supply					



4.8.1 Compensation Network

Voltage regulator needs a feedback from the V_{CORE} voltage to be able to adjust (control) output voltage. For this reason, two bridges are implemented in the external MC33907 or MC33908 circuitry. Static feedback (steady-state) voltage is defined by a simple resistor bridge (given by RA3/RB3 and RA4). Dynamic behavior of the regulator is controlled by another bridge that is an RC divider (defined by RBx, CBx, R1, C1, R2, C2). Compensation network is shown in the Figure 4. Steady-state voltage can be either 1.23 V or 3.3 V. To tune the dynamic performance, the board is equipped by two different bridges (possible combinations of the jumpers J1 and J9 are shown in Table 7). The combinations shown in Table 7 are chosen to provide an optimal performance for the given output voltage. The real dynamic performance can differ for different applications and can be tuned by changing the compensation network and by adding output capacitors (J2).

Table 7. Compensation	Network	and V _{CORE}	Settings

V _{CORE}	Jumper Settings						
(V)	Static Behavior	Dynamic Behavior					
	J5	J1	J9				
1.23	3-4	3-4	3-4				
3.3	1-2	1-2	1-2				




Figure 4. Compensation Network and V_{CORE} Setup Schematic



4.8.2 Second Resistor Bridge - V_{DRIFT} Monitoring

To increase safety level of an application, a second resistor bridge has been added. This bridge generates the same voltage as the bridge connected to FB_core pin. If difference between voltages is greater than V_{DRIFT} , then the FS state machine is impacted.

Table 8. V_{DRIFT} Monitoring Settings

V _{CORE}	Hardware Settings				
(V)	J15	J18			
1.23	1+2	3+4			
3.3	3+4	1+2			

To use this functionality, few settings have to be done in the hardware as well as in the software configuration. For the hardware part, the second resistor bridge has to be configured by jumper J18, as shown in the Figure 5, and adjusted by the potentiometer R17 to set the same voltage as on the first bridge. Software sets registers INIT_Vreg1 (bit Vcore_FB to 1) and register INIT_FSSM1 (bit IO_1_FS to 1).




Figure 5. Second Resistor Bridge



4.9 Switch Definitions

Table 9. Switches

Switch Number	Position	Function	Description	
SW1	Power supply select			
	1-2	Supply from J7 selected		
	2-3	Power jack on J3 selected		
SW2	V _{CCA} /V _{AUX} switch Only one choice is possible	at the same time		
	1	3.3 V / 3.3 V		
	2	5.0 V / 5.0 V		
	3	3.3 V / 5.0 V	This setting is not allowed if V_{AUX} is not used - opt V_{CCA} only (selected by J19)	
	4	5.0 V / 3.3 V		
SW3	LEDs - indicators for power	supplies		
	1	V _{PRE}	Enables LED indicator for pre-regulator	
	2	V _{AUX}	Enables LED indicator for auxiliary power supply	
	3	V _{CCA}	Enables LED indicator for V _{CCA} regulator	
	4	CAN_5 V	Enables LED indicator for CAN regulator	
SW4	Ignition switch			
	1-2	IO_0 connected to V _{BAT} (ignition key active)		
	2-3	No voltage on the IO_0		



5 Accessory Interface Board

The KIT33907LAEEVB or KIT33908LAEEVB is generally used with the KITUSBSPIDGLEVME interface dongle (see Figure 6), which provides a bidirectional SPI/USB conversion. This small board makes use of the USB, SPI, and parallel ports built into Freescale's MC68HC908JW32 microcontroller. The main function provided by this dongle is to allow Freescale evaluation kits that have a parallel port to communicate via a USB port to a PC. For more information regarding KITUSBSPIDGLEVME interface dongle, go to http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=KITUSBSPIDGLEVME.




Figure 6. KITUSBSPIDGLEVME Interface Dongle

For information on setting up the dongle with the EVB, see "Connecting the KITUSBSPIDGLEVME Interface Dongle".



5.1 Connecting the KITUSBSPIDGLEVME Interface Dongle

A typical connection of KITUSBSPIDGLEVME Interface Dongle (section "Accessory Interface Board") to the KIT33907LAEEVB or KIT33908LAEEVB evaluation board is done through connector J24 (see Figure 7). In this configuration, it is recommended to use the EVB in a debug mode (J17 configured as Debug). In this mode there is no timeout used for the INIT phase, so the initialization commands can be sent anytime. WD refresh is also not mandatory in the debug mode. This means that no action is taken if WD refresh fails (WD window expires, WD refreshed during closed window, wrong WD answer).




KIT33907LAEEVB/KIT33908LAEEVB

Figure 7. Connecting KITUSBSPIDGLEVME to the Evaluation Board

6 Installing the Software and Setting up the Hardware

6.1 Configuring the Hardware

Figure 8 shows the setup required to use KIT33907LAEEVB or KIT33908LAEEVB.



KIT33907LAEEVB/KIT33908LAEEVB Figure 8. Evaluation Board Setup

6.2 Step-by-step Instructions for Setting Up the Hardware Using SPIGen

In order to perform the demonstration examples, first set up the EVB hardware and software as follows:

- 1. Ready the computer, install SPIGen.
- 2. Connect SPIGen on J24.
- 3. Connect SPIGen USB cable to the PC.
- 4. Set the EVB jumpers and switches as needed. Refer to Figure 3 for an example.
- 5. Select Debug or Normal mode with J17 (1).
- 6. Attach loads to JP1 as needed.
- 7. Attach DC power supply on J3 or J7 (maximum voltage: 40 V).
- 8. Switch SW1 to supply the board.
- If SW2 switches are ON and V_{BAT} is set correctly, then V_{PRE}, V_{CCA}, V_{AUX}, CAN_5 V LEDs should turn ON. V_{BAT} value is dependent on V_{PRE} configuration. In Buck mode, it must be 8.2 V min. FS0B LED should turn ON (J13 / J30 must be plugged).
- 10. Launch SPIGen.
- 11. Open the SPIGen configuration file.
- 12. In Debug mode, use the SPIGen batch RST_counter_to_0.spi to reset the error counter. FS0B should turn off (LED D12 turned off).

Note: At this stage, EVB is powered and SPIGen is working. When Normal mode is selected with J17, valid WD must be sent, otherwise the device goes into deep fail-safe.



7 Initialization and Configuration Mode

7.1 INIT Phase

INIT registers are set after POR (power-on reset) condition with their default values. This default configuration is compatible with the default EVB settings excluding one register - INIT FSSM2. Bit IO_23_FS in this register is set by default, which means the fail-safe outputs (FCCU_x of the MPC5643L or similar device) have to be connected to the IOs 2 and 3 of the MC33907 or MC33908. If MPC5643L (or similar device) is not used, the bit IO_23_FS has to be cleared during INIT phase (setting shown in Table 10). INIT phase of the main part is finished after writing to the INIT_INT register. This command closes access to the INIT registers and device goes in Normal mode. This sequence (INIT_FSSM2, INIT_INT) has to be done in the same manner in Debug and also in Standard mode. The only difference is in the timeout constraints used for the Standard mode. In the Standard mode, INIT commands have to be sent before the 256 ms timer (starting from the RST pin release) expires.

Table 10. INIT FSSM2 Setting

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	1	0	1	Ρ	RSTB_ err_FS	IO_23_ FS	PS	F_FS1	Secure _3	Secure _2	Secure _1	Secure _0
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	1	0	1	1	0	0	0	1	1	0	0	0

7.2 Normal Operation

During normal operation (after INIT phase), in both modes it is possible to send a WD refresh command. In the Debug mode, no action is performed on a bad WD answer. In Normal mode, the KITUSBSPIDGLEVMESPI interface dongle is not able to guarantee WD refresh period (Windows XP, 7 are not real-time operating systems); nevertheless, WD refresh was successfully tested in Standard mode using WD window duration 512 ms (reconfigured in the INIT phase).

7.3 Debug Mode

The KIT33907LAEEVB or KIT33908LAEEVB is mainly intended to be used in Debug mode. Use in normal mode requires an MCU to be able to manage the WD. To use the part in Normal mode, it is required to send a good WD answer at startup, in the 256 ms windows after reset release, then to update the WD at the right time. With KIT33907LAEEVB or KIT33908LAEEVB attached to the KITUSBSPIDGLEVME, this can be done only manually, which is not feasible.

8 Graphical User Interface

There are two possible interfaces to configure registers:

- SPI generator (SPIGen) allows easy and simple drive, setting registers individually or sending batch of commands.
 - MC33907_8 GUI provides friendly access to registers with a visual environment.

8.1 SPIGen

The latest version of SPIGen is designed to run on any Windows 8, Windows 7, Vista or XP-based operating system. To install the software, go to www.freescale.com/analogtools and select your kit. Click on that link to open the corresponding Tool Summary Page. Look for "Jump Start Your Design". Download to your computer desktop the SPIGen software as well as the associated configuration file.

Run the install program from the desktop. The Installation Wizard guides you through the rest of the process.

To use SPIGen, go to the Windows Start menu, then Programs, then SPIGen, and click on the SPIGen icon. The SPIGen Graphic User Interface (GUI) appears. Go to the file menu in the upper left hand corner of the GUI, and select "Open". In the file selection window that appears, set the "Files of type:" drop-down menu to "SPIGen Files (*.spi)". (In an exceptional case, the file name may have a .txt extension, in which case you should set the menu to "All Files (*.*)".) Next, browse for the configuration file you saved on your desktop earlier and select it. Click "Open", and SPIGen creates a specially configured SPI command generator for your EVB.

In order to fill specific need, it is also possible to edit registers with another value and to save it for further use, either as standalone or inside a batch.

Figure 9 shows a batch called "RST_counter_to_0", as an example.

Commands To Send
Commands To Send WD_window_DIS_xCD0C INIT_FSSM2_xCB0C INIT_INT_x8C00 WD_answer1_xD04D WD_answer2_xD19B WD_answer3_xD137 WD_answer4_xD16E WD_answer5_xD10C WD_answer6_xD189 WD_answer7_xD072 FS_OUT_xD327
Batch Name
RST_counter_to_0

Figure 9. RST_counter_to_0 Batch



At startup or when resuming from LPOFF mode the reset error counter starts at level 1 and FS0B is asserted low. To remove activation of FS0B, the RST error counter must go back to value "0" (seven consecutive good WD refresh decreases the reset error counter down to 0) and a right command is sent to FS_OUT register. This can be demonstrated with this batch running in debug mode.

The batch shown in Figure 9 executes the following action:

- WD_Window_DIS_xCD0C:
 - Disables normal WD
 - INIT_FSSM2_xCB0C:
 - IO_23_FS bits configured in "NOT SAFETY" mode
- WD_answer1 to WD_answer7:
 - If the part is in debug mode, this sends the right first WD answer and allows the reset counter to change to 0
- FS_OUT_xD327:
 - Disables FS0B pin, coming back to high level (D12 turned off)
- INIT_INT_x8C00:
 - Closes the init phase of the main state machine
- CAN_MODE_B0C0:
 - Enables CAN transceiver



8.2 Working with KIT33907_8 GUI

The GUI allows the user to program all SPI features by using a friendly interface as well as modifying the register table manually for advance users. Refer to KTMPC5643DBEMOUG for a complete description of the GUI.

1. To launch the MC33907_8 GUI application, select the application icon from the Freescale folder in the Start menu as it is shown in Figure 10.



Figure 10. Launching MC33907_8 GUI application



2. Figure 11 shows the status of several registers at startup. In this example, register INIT_FSSM2 has bit IO_23_FS configured as SAFETY CRITICAL.

PowerSBC GUI	
File Configuration Help	
Read registers 1 Read registers 2 Read registers 3 Read registers 4 Read registers 5 De	INIT_Supervisor1 INIT_Supervisor2 INIT_Supervisor3 INIT_FSSM1 INIT_FSSM2 WD_
Vreg_LPON Read	Configure the couple of IO_3:2 as safety inputs for Focu monitoring
Reserved Reserved Reserved Reserved Reserved Voore_LP Vooa_LP Vaux_LP	O NOT SAFETY
INIT_Supervisor1	Configure the values of the RSTb error counter
SPI_FS_e SPI_FS_ SPI_FS_ SPI_FS_P Voore_FS Voore	Intermediate =3; final = 6 Intermediate =1; final = 3
INIT_Supervisor2	Configure the Focu polarity
SPI_FS_e SPI_FS_ SPI_FS_ SPI_FS_ SPI_FS_P 0 DIS_8s Vaux_FS Vau	focu_eaout_1:0 active HIGH focu_eaout 1:0 active LOW
	Configure the FS1 PWM frequency and duty cycle (a) f = 1.25 Hz DC = 50 %
rr CLK Req arity 0 Voore_5D Voca_5D Vaux_5D	f=10.Hz DC=10%
INIT FSSM1	
SPLES & SPLES SPLES P	
SFI_FS_E SFI_FS_ SFI_FS_ SFI_FS_ I0_01_FS I0_1_FS I0_45_FS RSTb_low	
INIT_FSSM2	
SPI_FS_e SPI_FS_ SPI_FS_ SPI_FS_P RST5_err 10_23_FS PS F_FS1 77	
rr CLK Req arity FS 0_23_FS PS F_FS1	
WD_window	
SPI_FS_e SPI_FS_ SPI_FS_ SPI_FS_P WD_wind WD_wind WD_wind rr CLK Reg arity ow_3 ow_2 ow_1 ow_0	
rr CLK Req arity ow_3 ow_2 ow_1 ow_0	
Select al	
Read selected	RSTb_err _FS I0_23_FS PS F_FS1 Secure_3 Secure_2 Secure_1 Secure_0 Send
Generic STATUS	Last commands
	0b010011000000000
SPI_G WU CAN_G LIN_G IO_G Vpre_G Voore_G G	Received WD_WINDOW 0x0703 0b0000011100000011

Figure 11. MC33907_8 GUI Main Screen



3. In the right side of the GUI, select NOT SAFETY and send command as shown in Figure 12.

PowerSE	BC GUI								
File Co	onfiguratio	n Help	0						
Read registe	ers 1 Rea	d registers	2 Read	registers 3	Read reg	jisters 4	Read regist	ers 5 De 🔹 🕨	INIT_Supervisor1 INIT_Supervisor2 INIT_Supervisor3 INIT_FSSM1 INIT_FSSM2 WD_
Vreg_LPO	N							Read	Configure the couple of IO_3:2 as safety inputs for Focu monitoring
Reserved	Reserved	Reserved	Reserved	Reserved	Voore LP	Voca LP	Vaux LP	V	NOT SAFETY
							-	×	SAFETY CRITICAL
INIT_Supe	rvisor1								Configure the values of the RSTb error counter
SPI_FS_e		SPI_FS_	SPI_FS_P	Vcore_FS	Voore_FS	Voca_FS	Voca_FS	_	Intermediate =3; final = 6
"	CLK	Req	arity	1	_0	1	_0		Intermediate =1; final = 3
INIT_Supe	rvisor2								Configure the Fccu polarity
SPI_FS_e	SPI_FS_	SPI_FS_	SPI_FS_P	0	DIS 8s	Vaux_FS	Vaux_FS		focu_eaout_1:0 active HIGH
n	CLK	Req	arity	l °	DIS_85	_1	_0		focu_eaout_1:0 active LOW
INIT_Supe	rvisor3								Configure the FS1 PWM frequency and duty cycle
SPI FS e	1	SPI_FS_	SPI_FS_P						f = 1 25 Hz DC = 50 %
n	CLK	Req	arity	0	Vcore_5D	Vcca_50	Vaux_5D		© f= 100 Hz DC =10%
INIT FSS	M1								
SPI_FS_e	1	SPI_FS_	SPI_FS_P						
1	CLK	Req	arity	10_01_FS	10_1_FS	10_45_FS	S RSTb_low		
INIT_FSS					~				
SPI FS e	1	SPI_FS_	SPI_FS_P	RSTb_et					
n line	CLK	Req	arity	_FS	10_23_FS	PS	F_FS1		
					\smile				
WD_winds SPI_FS_e	1	SPI_FS_	SPI_FS_P	WD_wind			WD_wind		
SPI_FS_e	CLK	Req	arity	ow_3	WD_wind ow_2	ow_1	ow_0		
			Deede	elected				Select all	RSTB_eff ID 12 ES BS E ES1 Strand Strand Strand Strand
			Read s	selected				\checkmark	FSID_err FS PS F_FS1 Secure_3 Secure_1 Secure_0 Send
Generic ST/	ATUS								Last commands
									0b1100101100001100
SPI_G	WU	CAN_G	LIN_G	10_G	Vpre_G	Vcore_G	Vothers_ G		Received INIT_FSSM2 0x0700 0b0000011100000000
									•

Figure 12. MC33907_8 GUI Register

9 Sch

Schematic





Figure 13. Evaluation Board Schematic



10 Board Layout

10.1 Assembly Layer Top





J20 PINOUT C48 5 TP1 FSO_b 11 MUX_OUT JP1 12 13 VDDIO INTb 2 3 TP12 MISO RXD_L **TP10** TP6 14 4 RSTb TXD_L J1 15 5 6 7 MOSI GND 16 TP5 GND J3 17 18 19 20 SCLK RXD 8 J2 GND TXD 9 NCSb DBG 10 GND GND J7 TP11 SW1 SW4 .T26 J21 SW2 J23 PINOUT 1 6 7 12345 ΙΟ IO_4 IO_0 IO_3 IO_2 IO_5 VDDIO J22 8 NC 3 9 VBAT 10 GND J12 1234J23

10.2 Assembly Layer Bottom

Note: This image is an exception to the standard top-view mode of representation used in this document. It has been flipped to show a bottom view.



10.3 Bill of Materials

Table 11. Bill of Materials ⁽¹⁾

Item	Qty	Schematic Label	Value	Manufacturer	Part Number	Assy Opt
Active	Compo	nents	L			1
1	1	U1		Freescale Semiconductor	MC33907LAE or MC33908LAE	(3)
Capaci	tors	·			1	
2	1	C1	680 pF	KEMET	C0603C681J5GAC	
3	1	C2	150 pF	KEMET	C0603C151J5GAC	
4	5	C4, C5, C14, C48, C49	0.1 µF	KEMET	C0603C104K3RAC	
5	4	C6, C32, C37, CB2	1000 pF	AVX	06035U102KAT2A	
6	4	C8, C30, C31, C36	10 nF	AVX	06035C103JAT2A	
7	2	C11, C88	4700 pF	Yageo America	CC0603KRX7R9BB472	
8	1	C20	47 µF	Nippon Chemi-Con Corporation	EMVH500ADA470MJA0G	
9	4	C21, C29, CB21, CC21	10 µF	тдк	CGA6M3X7R1C106K	(3)
10	1	C22	1.0 µF	ТДК	CGA5L3X7R1H105K160AB	
11	2	C23, C33	4.7 μF	Murata	GCM31CR71C475KA37	
12	1	C24	0.22 µF	KEMET	C0603C224K3RACTU	
13	2	C27, C28	4.7 μF	Murata	GCM32ER71H475KA55L	
14	1	C43	1000 pF	AVX	06035U102KAT2A	(2)
15	6	C44, C45, C46, CB20, CB29, CB31	10 nF	AVX	06035C103JAT2A	(2)
16	1	C47	220 pF	KEMET	C0603C221K5GACTU	(2)
17	1	C89	2.2 μF	AVX	08053C225KAT2A	
18	1	CB1	220 pF	KEMET	C0603C221K5GACTU	
19	4	COUT1, COUT2, COUT3, COUT4	10 µF	Murata	GCM32ER71E106KA57	(3)
Diodes	;		L			
20	2	D1, D3	MBRS340T3G	ON Semiconductor	MBRS340T3G	(3)
21	1	D2	1N4148WS	Diodes Inc	1N4148WS-7-F	
22	1	D4	SBRS81100T3G	ON Semiconductor	SBRS81100T3G	(3)
23	1	D5	SS22T3G	ON Semiconductor	SS22T3G	
24	8	D6, D7, D8, D9, D10, D11, D13, D17	LED/GRN	OSRAM	LP M67K-E2G1-25	
25	3	D12, D14, D15	RED	OSRAM	LS M67K-H2L1-1-0-2-R18-Z	
26	1	D16	MMSZ5248ET1	ON Semiconductor	MMSZ5248BT1G	



Table 11. Bill of Materials ⁽¹⁾ (continued)

Item	Qty Schematic Label		Value	Manufacturer	Part Number	Assy Opt	
Conne	ctors	I	1	I]	
27	7	J1, J4, J5, J8, J9, J15, J25	HDR 2X2	Samtec	TSW-102-07-G-D		
28	10	J2, J10, J12, J14, J17, J26, J27, J30, J31, J32	HDR 1X2	Samtec	TSW-102-07-T-S		
29	1	J3	CON_1_PWR	CUI Stack	PJ-102AH		
30	7	J6, J11, J13, J16, J18, J28, J29	HDR_1X3	Tyco Electronics	826629-3		
31	3	J7, J21, J22	PLUG_1X2	Phoenix contact	1803277		
32	1	J19	HDR 2X3	Tyco Electronics	1-87215-2		
33	1	J20	HDR_10X2	Samtec	TSW-110-07-S-D		
34	1	J23	HDR 2X5	Samtec	TSW-105-07-G-D		
35	1	J24	NPPC082KFMS-R C	Sullins Electronics Corp	NPPC082KFMS-RC		
36	1	JP1	PLUG_1X10	Phoenix contact	1803358		
Induct	ors					,	
37	1	L3	22µH	EPCOS	B82479G1223M000	(3)	
38	1	L4	1.0 µH	EPCOS	B82472G6102M000	(3)	
39	1	L5	2.2 µH	EPCOS	B82472G6222M000		
Transis	stors						
40	1	Q1	BUK9832-55A	NXP Semiconductors	BUK9832-55A,115	(3)	
41	2	Q2, Q3	NJT4030P	ON Semiconductor	NJT4030PT3G	(3)	
42	2	Q5, Q6	MMBF0201NLT1 G	ON Semiconductor	MMBF0201NLT1G		
43	1	Q7	BSS84LT1	ON Semiconductor	BSS84LT1G		
Resist	ors						
44	1	R1	510 K	Bourns	CR0603-JW-511ELF		
45	1	R2	18 K	KOA Speer	RK73H1JTTD1802F		
46	10	R11, R24, R29, R41, R42, R43, R44, R53, R63, R64	5.1 K	Vishay Intertechnology	CRCW06035K10JNEA		
47	2	R13, RB3	4.32 K	KOA Speer	RK73H1JTTD4321F		
48	2	R15, RA3	24.9 K	KOA Speer	RK73H1JTTD2492F		
49	1	R17	5.0 K	Bourns	3224W-1-502E		
50	1	R22	5.1 K	KOA Speer	RK73H1JTTD5101F		
51	1	R23	12 K	Bourns	CR0603-JW-123ELF		
52	1	R25	5.6 K	KOA Speer	RK73H1JTTD7151F		
53	1	R26	0	Vishay Intertechnology	CRCW06030000Z0EA		
54	1	R27	24 K	Panasonic	ERJ-3GEYJ243V		
55	2	R28, R48	10 K	KOA Speer	RK73B1JTTD103J		



Table 11. Bill of Materials ⁽¹⁾ (continued)

Item	Qty	Schematic Label	Value	Manufacturer	Part Number	Assy Opt
56	1	R30	11 K	KOA Speer	RK73H1JTTD1102F	
57	5	R31, R33, R34, R39, R40	1.5 K	Bourns	CR0603-JW-152ELF	
58		R32, R36, R37, R142	560 K	KOA Speer	RK73B1JTTD561J	
59	3	R35, R45, R46, R52	510 K	KOA Speer	RC0603JR-07510KL	
60	1	R38	5.6 K	KOA Speer	RK73B1JTTD562J	
61	1	R47	1.2 K	KOA Speer	RK73H1JTTD1201F	
62	1	R49	51 K	Vishay Intertechnology	CRCW060351K0JNEA	
63	2	R50, R141	2.0 K	Yageo	RC1206JR-072KL	
64	1	R51	60.4	KOA Speer	RK73H1JTTD60R4F	
65	2	R67, R140	4.7	Bourns	CR0603-JW-4R7ELF	
66	1	RA4	8.06 K	KOA Speer	RK73H1JTTD8061F	
67	1	RB1	200 K	KOA Speer	RK73B1JTTD201J	
68	1	RB2	39 K	KOA Speer	RK73H1JTTD3902F	

Switches

69	2	SW1, SW4	500SSP3S1M6QE A	E Switch	500SSP3S1M6QEA	
70	2	SW2, SW3	SW_DIP-4_SM	Grayhill	78RB04ST	

Test Points

71	12	TP2, TP3, TP4, TP5, TP18, TP19, TP20, TP21, TP22, TP23, TP24, TP25	TP_PTH	NOT A COMPONENT	NOT A COMPONENT	
72	5	TP6, TP7, TP8, TP9, TP10	5006	Keystone Electronics	5006	(2)
73	7	TP11, TP12, TP13, TP14, TP15, TP16, TP17	TESTLOOP_BLA CK	Keystone Electronics	5011	
74	15	TP26, TP27, TP28, TP29, TP30, TP31, TP32, TP33, TP34, TP35, TP36, TP37, TP38, TP39, TP40	TESTLOOP_RED	Keystone Electronics	5010	

Notes

1. Freescale does not assume liability, endorse, or warrant components from external manufacturers that are referenced in circuit drawings or tables. While Freescale offers component recommendations in this configuration, it is the customer's responsibility to validate their application.

2. Do not populate.

3. Critical components. For critical components, it is vital to use the manufacturer listed.



11 References

Following are URLs where you can obtain information on related Freescale products and application solutions:

Freescale.com Support Pages	Description	URL
KIT33907LAEEVB	Tool Summary Page	http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=KIT33907LAEEVB
MC33907	Product Summary Page	http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MC33907
KIT33908LAEEVB	Tool Summary Page	http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=KIT33908LAEEVB
MC33908	Product Summary Page	http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MC33908
SPIGen	Software	http://www.freescale.com/files/soft_dev_tools/software/device_drivers/SPIGen.html
KITUSBSPIDGLEVME	Interface Dongle	http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=KITUSBSPIDGLEVME

11.1 Support

Visit www.freescale.com/support for a list of phone numbers within your region.

11.2 Warranty

Visit www.freescale.com/warranty for a list of phone numbers within your region.



12 Revision History

	Revision	Date	Description of Changes
F	1.0	2/2015	Initial Release