User manual

Document information

| Information | Content |
|-------------|--|
| Keywords | PF5200, FRDM-KL25Z, PF200 NXP GUI, PMIC, mirror register, One-Time Programming, Try Before Buy |
| Abstract | The KITPF5200FRDMEVM evaluation board user guide is intended for the engineers involved in the evaluation, design, implementation, and validation of PF5200, Fail-safe system basis chips with multiple SMPS. The main purpose of this board is to run performance test. For device programming, use KITPF5200SKTEVM socket board. |



Revision history

| Table 1. Revision history | | | |
|---------------------------|----------|-----------------|--|
| Revision | Date | Description | |
| UM11723 v.1 | 20211208 | Initial release | |

Important notice

NXP provides the enclosed product(s) under the following conditions:

This evaluation kit is intended for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by simply connecting it to the host MCU or computer board via off-theshelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The goods provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end product incorporating the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

1 Introduction

The KITPF5200FRDMEVM evaluation board user guide is intended for the engineers involved in the evaluation, design, implementation, and validation of PF5200, Fail-safe system basis chip with multiple SMPS (Switch Mode Power Supplies).

This board allows to run performance test as the device is soldered on it. For OTP programming in development phase, use KITPF5200SKTEVM.

This document contains all of the information required to evaluate the PF5200 Fail-safe system basis chip with two SMPS connected in single or dual mode.

The document covers connecting the hardware, installing the software and tools, configuring the environment, and using the kit.

2 Finding kit resources and information on the NXP web site

NXP Semiconductors provides online resources for this evaluation board and its supported device(s) on <u>http://www.nxp.com</u>.

The information page for KITPF5200FRDMEVM evaluation board is at <u>http://</u><u>www.nxp.com/KITPF5200FRDMEVM</u>. The information page provides overview information, documentation, software and tools, parametrics, ordering information and a **Getting Started** tab. The **Getting Started** tab provides quick-reference information applicable to using the KITPF5200FRDMEVM evaluation board, including the downloadable assets referenced in this document.

2.1 Collaborate in the NXP community

The NXP community is for sharing ideas and tips, ask and answer technical questions, and receive input on just about any embedded design topic.

The NXP community is at <u>http://community.nxp.com</u>.

3 Getting ready

Working with the KITPF5200FRDMEVM requires the kit contents, additional hardware, and a Windows PC workstation with software installed.

3.1 Kit contents

The KITPF5200FRDMEVM kit contains the following items:

- Assembled and tested evaluation board and preprogrammed FRDM-KL25Z microcontroller board in an anti-static bag.
- 3.0 ft USB-STD A to USB-B-mini cable
- Jumpers mounted on board
- PF52 part soldered on top
- Quick Start Guide

3.2 Additional hardware

In addition to the kit contents, the following hardware is necessary when working with this kit.

• Power supply with a range of 3.3 V to 5.0 V. Current limit depends of the use case, but a 4.0 A current limit supports all use cases

3.3 Windows PC workstation

This evaluation board requires a Windows PC workstation.

• USB-enabled computer with Windows 7 or Windows 10

3.4 Software

The following software must be installed on the PC workstation prior to using the KITPF5200FRDMEVM evaluation board.

PF5200 NXP GUI installation package

4 Getting to know the hardware

4.1 Kit overview

The KITPF5200FRDMEVM kit provides an integrated platform for evaluating designs based on NXP's PF5200 dual-channel PMIC. All PF5200 features can be accessed and monitored in a test environment.

The kit hardware consists of the KITPF5200FRDMEVM evaluation board, a FRDM-KL25Z microcontroller board, and the USB cable required to connect the FRDM-KL25Z to the PC.

The KITPF5200FRDMEVM evaluation board features an individual PF5200 soldered on board. Connectors, jumpers, and switches on the board can be used to configure an evaluation environment that meets specific design requirements. The board also contains LEDs and test points that provide a means of monitoring performance in real time.

The FRDM-KL25Z is mounted to Arduino connectors on the bottom of the KITPF5200FRDMEVM board. The role of the FRDM-KL25Z is to manage I^2C communication between the KITPF5200FRDMEVM board and the GUI installed on the PC.

4.2 KITPF5200FRDMEVM features

- Banana 4 mm for power supply input
- Banana 4 mm for switcher 1 and switcher 2
- Selectable OTP or TBB mode
- PGOOD, RESETBMCU and XFAIL pins
- USB to I²C protocol for easy connection to software GUI
- LEDs, green and red, that indicate signal or regulator status
- LED blue to indicate that VDDOTP pin is set to 8.0 V (OTP burning voltage)

4.3 KITPF5200FRDMEVM featured components

Figure 1 shows the location of key KITPF5200FRDMEVM components.

KITPF5200FRDMEVM evaluation board



| Figure 1. | Evaluation | board | featured | component | locations |
|-----------|------------|-------|----------|-----------|-----------|
|-----------|------------|-------|----------|-----------|-----------|

| J1 / J4 J2 / J5 | VIN SW10UT | Input voltage (3.3 V min / 5.5 V max) |
|--------------------|---------------|--|
| J2 / J5 | SW10UT | |
| 10 / 10 | | Output for SW1 |
| J3 / J6 | SW2OUT | Output for SW2 |
| SW1 | VIN switch | PWRON manual control (assume J12 on PWRON_SW position) |
| J9 | TBBEN_SEL | Apply either V1P5D or 3.3 V from MCU or GND to TBBEN pin |
| J10 | VIN_IC | Apply VIN to VIN IC pin |
| J12 | PWRON_SEL | PWRON controlled either by the MCU or manually by SW1 |
| J14 | VDDIO_EN | Apply VDDIO to VDDIO pin |
| J16 | VDDIO_SEL | VDDIO set to either 1.8 V or 3.3 V |

User manual

Table 2. Jumper or switch functions...continued

| Position | Function | Description |
|----------|-----------|--|
| J22 | PGOOD_SEL | PGOOD setting either PGGO/GPO or output of temperature junction analog voltage |

4.3.1 VIN connectors

Nominal VIN voltage is 3.3 V minimum / 5.5 V maximum.

Table 3. VIN connector (J1 / J4)

| Schematic label | Signal name | Description |
|-----------------|-------------|------------------|
| J1 | VIN | VIN supply input |
| J4 | GND | Ground |

4.3.2 SW1OUT and SW2OUT connectors

Each switch can be controlled between 0.6 V / 1.2 V.

Current capability is up to 8.0 A, assuming current limit is correctly set.

Voltage and current limits are set by OTP.

Table 4. SW1OUT and SW2OUT connectors

| Schematic label | Signal name | Description |
|-----------------|-------------|-------------------------|
| J5 | GND | Ground |
| J2 | SW1OUT | SW1 output power supply |
| J6 | GND | Ground |
| J3 | SW2OUT | SW2 output power supply |

4.3.3 SW1 switch

This switch gets control only if the PWRON_SEL jumper is in the PWRON_SW position. Otherwise, SW1 has no effect.

| Table 5. | PWRON | SEL | switch | (SW1) |
|----------|--------------|-----|--------|-------|
|----------|--------------|-----|--------|-------|

| Schematic label | Description |
|-----------------|----------------|
| SW1 ON | PWRON set to 1 |
| SW1 OFF | PWRON set to 0 |

4.3.4 TBBEN_SEL jumper (J9)

This jumper selects the input voltage to the TBBEN pin.

| Table 6 | . TBBEN | SEL | ium | per (| (J9) |) |
|---------|---------|-----|-----|-------|------|---|
| | | | | | , | |

| Schematic label | Signal name | Description | |
|-----------------|-------------|--|--|
| J9-1-2 | V1P5D | TBBEN is supplied with V1P5D (TBB mode forced) | |
| J9-3-4 | TBBEN_MCU | TBBEN pin is controlled by the MCU in Normal or TBB mode | |
| J9-5-6 | GND | TBBEN is tied to Ground (Normal mode forced) | |

4.3.5 VIN_IC jumper (J10)

This jumper selects the VIN power source. The main purpose is to enable VIN current measurements.

Table 7. VIN_IC jumper (J10)

| Schematic label | Signal name | Description |
|-----------------|-------------|---|
| J10-1 | VIN | Connected to VIN power input power supply |
| J10-2 | VIN_IC | Connected to VIN of the device |

4.3.6 PWRON_SEL jumper (J12)

PWRON can be controlled either by the FRDM-KL25Z MCU, allowing control by script, or manually.

Table 8. PWRON_SEL jumper (J12)

| Schematic label | Signal name | Description |
|-----------------|-------------|---|
| J12-1-2 | PWRON_MCU | PWRON pin is controlled by the MCU |
| J12-2-3 | PWRON_SW | PWRON pin is controlled manually by SW1 |

4.3.7 VDDIO_EN jumper (J14)

VDDIO_EN enables VDDIO from the external LDO to the VDDIO pin of the device.

Table 9. VDDIO_EN jumper (J14)

| Schematic label | Signal name | Description |
|-----------------|--------------|---------------------------------|
| J14-1 | VDDIO ext | VDDIO voltage from external LDO |
| J14-2 | VDDIO PF5200 | VDDIO connected to PF5200 |

4.3.8 VDDIO_SEL jumper (J16)

VDDIO_SEL selects 1.8 V or 3.3 V for VDDIO.

Table 10. VDDIO_SEL jumper (J16)

| Schematic label | Signal name | Description |
|-----------------|-------------|---------------------------|
| J16-1-2 | VDDIO 3.3 V | Set external LDO to 3.3 V |
| J16-2-3 | VDDIO 1.8 V | Set external LDO to 1.8 V |

4.3.9 PGOOD_SEL jumper (J22)

PGOOD_SEL selects either PGOOD/GPO or temperature sensor.

To be effective, the PGOOD pin must be configured correctly through I^2C using the GUI.

Table 11. PGOOD_SEL jumper (J22)

| Schematic label | Signal name | Description |
|-----------------|-------------|--|
| J22-1-2 | PGOOD/GPO | PGOOD / GPO mode; apply an external pull up to PGOOD pin |
| J22-2-3 | AMUX | Temperature sensor mode; no pull-up connected to PGOOD pin |

4.3.10 LED signaling

The LED signaling displays the state of the following signals:

- Signals: PWRON, TBBEN, PGOOD, RESETBMCU and XFAIL
- Regulators: SW1OUT and SW2OUT, LEDs light above 0.6 V
- Power supply: VIN



4.3.11 Test points

The KITPF5200FRDMEVM board has several test points that facilitate access and measurements. This section summarizes the available test points, how they are color coded, and whether they are a test point component with a part number or a through-hole test point with no part number.

Orange: Test loop access to safety outputs and analog signals

Red: Test loop access for power supplies

Black: Test loop access to GND

Blue: Not a part. Through hole small test points on board close to the signal

KITPF5200FRDMEVM evaluation board



4.4 Schematic, board layout and bill of materials

The schematic, board layout and bill of materials for the KITPF5200FRDMEVM evaluation board are available at <u>http://www.nxp.com/KITPF5200FRDMEVM</u>.

5 Installing and configuring software and tools

5.1 Flashing or updating the GUI firmware

The KITPF5200FRDMEVM is delivered with the GUI firmware already flashed. If your MCU firmware is already flashed, you can ignore this section. If you need to update the firmware or it is malfunctioning, follow the instructions detailed in the following sections.

5.1.1 Flashing the FRDM-KL25Z firmware – Windows 7

If BOOTLOADER is already loaded on the FRDM-KL25Z board, skip Step 1 and Step 2 and start with Step 3.

- Press the RST push-button and plug the USB cable into the SDA port on the FRDM-KL25Z board.
 - A new "BOOTLOADER" device appears on the left pane of the File explorer.
- 2. Locate the file **MSD-DEBUG-FRDM-KL25Z_Pemicro_v118.SDA** from the package and drag and drop into the BOOLTLOADER device.
 - Note: Make sure to allow enough time for the firmware to be saved in the bootloader.

UM11723

KITPF5200FRDMEVM evaluation board

- 3. Disconnect and reconnect the USB cable into the SDA port.
 - This time without pressing the RST push-button, the FRDM_KL25Z device should appear on the left pane of the File explorer as shown in the following figure.



- 4. Locate the file "**nxp-gui-fw-frdmkl25z-usb_hid-pf5200_v0.9.bin**" from the package and drag and drop the file into the FRDM_KL25Z device.
 - Note: Make sure to allow enough time for the firmware to be saved.
- 5. Freedom board firmware is successfully loaded. Disconnect the USB cable from the SDA port and reconnect it to the FRDM-KL25Z USB port.

5.1.2 Flashing the FRDM-KL25Z firmware – Windows 10

1. Disable the storage services: run the services, double-click on the storage service from the list and press the Stop button.

| | | | | | Services | | | | - | - 0 | × |
|--------|------------------------------|-----------|-----------------|--------|------------------|--|-------------------|-----------------|---------------|---------|---------|
| | | | | | File Action View | Help | | | | | |
| | | | | | 🔶 🔿 📷 🗔 🖉 | 🗟 🔂 📷 🕨 🖩 🛛 🕨 | | | | | |
| | | | | | Services (Local) | Services (Local) | | | | | |
| | | | | | | Storage Service | Name | | Description | Status | Start ^ |
| | | | | | | | 🖏 Snow Inventory | Client | This is the S | Running | Auto |
| | | | | | | Stop the service | Software Protect | tion | Enables the | | Auto |
| Run | | | | × | | The service | Spot Verifier | | Verifies pote | | Man |
| - Kull | | | | \sim | | | SSDP Discovery | | Discovers n | Running | Man |
| | | | | | | Description: | State Repositor | y Service | Provides re | Running | Man |
| | | | | | | Provides enabling services for storage | 🖏 Still Image Acq | uisition Events | Launches a | | Man |
| | Type the name of a program, | tolder, o | document, or | | | expansion | 🖏 Storage Service | | | | Man |
| | Internet resource, and Windo | ws will o | pen it for you. | | | | 🖏 Storage Tiers M | lanagement | Optimizes t | | Man |
| | | | | | | | Superfetch | | Maintains a | Running | Auto |
| | | | | | | | 🖏 Symantec Endp | oint Protecti | Provides m | Running | Auto |
| Open: | services.msc | | | ~ | | | Symantec Netw | ork Access | Checks that | | Man |
| | | | | | | | Synaptics FP W | BF Policy Ser | Synaptics F | Running | Auto |
| | | | | | | | Sync Host_6d14 | 4 | This service | Running | Auto |
| | | | | | | | SynTPEnh Calle | er Service | | Running | Autc Y |
| | | | | | | | < | | | | > |
| | OK | Cancel | Brows | e | | Extended Standard | | | | | |
| | | | | | | | | | | | |

If BOOTLOADER is already loaded on the FRDM-KL25Z board, skip Step 2 and Step 3 and start with Step 4.

- Press the RST push-button and plug the USB cable into the SDA port on the Freedom board.
 - a. A new "BOOTLOADER" device should appear on the left pane of the File explorer.
- 3. Drag and drop the file "MSD-DEBUG-FRDM-KL25Z_Pemicro_v118.SDA" into the BOOTLOADER drive.
 - a. Note: Make sure to allow enough time for the firmware to be saved in the bootloader.

KITPF5200FRDMEVM evaluation board

- 4. Disconnect and reconnect the USB cable into the SDA port.
 - This time without pressing the RST push-button, the FRDM_KL25Z device should appear on the left pane of the File explorer as shown in the following figure.



- 5. Locate the file **nxp-gui-fw-frdmkl25z-usb_hid-pf5200_v0.8.bin** from the package and drag and drop the file into the FRDM_KL25Z device.
 - Note: Make sure to allow enough time for the firmware to be saved.
- 6. Freedom board firmware is successfully loaded. Disconnect the USB cable from the SDA port and reconnect it into the KL25Z USB port.

5.2 PF52 NXP GUI

5.2.1 Installing the GUI software package

To install the PF5200 NXP GUI download or obtain the NXP GUI package, unzip an open 1-NXP_GUI_Setup folder:

1. Download or obtain the NXP GUI package. Unzip and open the 1-NXP_GUI_Setup folder.

| Name | Status | Date modified | Туре | Size |
|---------------------|---------|------------------|-------------|------|
| 📙 0 - Documentation | \odot | 14/04/2021 17:07 | File folder | |
| - 1 - NXP_GUI_Setup | 0 | 14/04/2021 17:07 | File folder | |
| 2 - KL25Z_FW | \odot | 14/04/2021 17:07 | File folder | |

2. Double-click NXP_GUI_version-Setup.exe and follow the instructions.

| Name | Date modified | Туре | Size |
|---------------------------------|--------------------|---------------|------------|
| License.txt | 7/30/2020 12:51 AM | Text Document | 3 KB |
| 词 NXP_GUI_Dev-3.1.192-Setup.exe | 4/15/2021 4:59 AM | Application | 155,582 KB |

KITPF5200FRDMEVM evaluation board

3. Click **Next** when the initial application setup window appears.



KITPF5200FRDMEVM evaluation board

4. On the License Agreement window, read the license information and click I Agree.

| License Agreement Please review the license terms before installing NXP_GUI_Dev 3.1.191. | |
|---|---|
| | |
| Press Page Down to see the rest of the agreement. | |
| * * Copyright 2020 NXP * All rights reserved. * * Redistribution and use in source and binary forms, with or without modification, * are permitted provided that the following conditions are met: * * a Redistributions of source code must retain the above copyright potice, this list | |
| * of conditions and the following disclaimer in the documentation and/or | |
| If you accept the terms of the agreement, click I Agree to continue. You must accept the agreement to install NXP_GUI_Dev 3.1.191. Nullsoft Install System v3.05 < |] |

KITPF5200FRDMEVM evaluation board

5. In the Choose Components window, select the GUI components you want to install. Then click **Next**.

| 💮 NXP_GUI_Dev 3.1.191 Setup | | _ | | \times |
|--|---|--|-----------------------------------|----------|
| Choose Components Choose which features of NXP_ | GUI_Dev 3.1.191 you want to inst | tall. | | |
| Check the components you war install. Click Next to continue. | nt to install and uncheck the compo | ments you do | n't want t | to |
| Select components to install: | ✓ MainSection ✓ Optional | Description Position you over a comp see its desc | ir mouse conent to ription. | |
| Space required: 373.6 MB | | | | |
| Nullsoft Install System v3.05 —— | < Back | Next > | Car | ncel |

6. In the Choose Install Location window, choose the folder where you want the GUI installed.

| (NXP_GUI_Dev 3.1.191 Setup | _ | | × |
|---|------------------------------|-----------|------|
| Choose Install Location Choose the folder in which to install NXP_GUI_Dev 3.1.191. | | | |
| Setup will install NXP_GUI_Dev 3.1.191 in the following folder. To in click Browse and select another folder. Click Install to start the insta | stall in a diff illation. | erent fol | der, |
| Destination Folder C:\Program Files (x86)\NXPGUI_Dev\ | Bro | wse | |
| Space required: 373.6 MB Space available: 386.2 GB | | | |
| < Back | Install | Car | ncel |

KITPF5200FRDMEVM evaluation board

- 7. In the completing setup window, select the following options:
 - Run NXP_GUI
 - Show Readme

Click **Finish** to complete the installation.



8. When the installation is completed, the GUI opens automatically. Proceed to Step 2 in <u>Section 5.2.2 "Launching the PF52 NXP GUI"</u>.

5.2.2 Launching the PF52 NXP GUI

When the KITPF5200FRDMEVM kit is set up and the GUI installed, follow the steps below to launch the GUI:

1. Click on the Windows icon (bottom left corner) and locate the NXP GUI in the Windows All Apps bar, Click the NXPGUI icon to launch the GUI.



2. When the GUI opens, the first window to appear is the Kit Selection window. In the Kit Selection window, select the settings shown below. To avoid the Kit Selection Window on every launch, check the box "Use this configuration and do not ask again". The Kit

KITPF5200FRDMEVM evaluation board

Selection window can also be disabled through the File main menu item. When you finish selecting the settings, click \mathbf{OK} .

| NP Kit Selection | × |
|--|---|
| Select the kit,on board device(s), target MCU and USB interface Kit and Devices | |
| FS26 | • |
| ▼ KITFS5600 | |
| FS5600 | |
| ▼ KITFS8600 | |
| FS8600 | |
| ▼ KITPF5200 | |
| PF5200 | |
| ▼ KITPF8x | • |
| A kit for NXP PMIC evaluation | |
| Advanced Settings | |
| Feature Set debug-i2c | |
| Target MCU FRDM-KL25Z | |
| USB Interface usb-hid | |
| Use this configuration and Donot ask again! | |
| OK Cancel | |

3. The Framework window opens as shown below:

| 5200 Start user-mode * Poling | Apply ADDR: 0x08 * 12C CRC: S | ecure Write: Enable WatchDog | Refresh Period 1ms | | | | | | N |
|-------------------------------|---|------------------------------|------------------------------|------------------------|---------------------|-------------------|-------------------|-------------------|----------------|
| Log Window | 🛛 🗶 Register Map 🔘 SW Regulators | Sequence Clock 🕲 | PMIC Config 🛛 Functional Sal | iety 🖗 Interrupts 🦁 St | สมร วัฒ MEASUREMENT | S MAIC ID | | | |
| Filter Messages Gui Can | Rev B Functional B OTP_Functional | CTP_Trim CTP_Controller | | | | | | | |
| | ID Registers | DEVICE_ID (0x00) | Read 0x50 | | | | | | |
| m 9 | Fault Management System Configuration | DEVICE_FAM(3) | DEVICE_FAM(2) | DEVICE_FAM[1] | DEVICE_FAM(0) | DEVICE_ID[3] | DEVICE_ID[3] | DEVICE_ID[1] | DEVICE_ID[0] |
| | Watchdog Configuration | REV_ID (0x01) | tead 0x00 | 2 | | | | | |
| | Fault Counters AMUX Control SW1 Control | METAL_LAYER_REV[3] | METAL_LAYER_REV[2] | METAL_LAYER_REV[1] | METAL_LAYER_REV[0] | FULL_LAYER_REV[3] | PULL_LAYER_REV[2] | PULL_LAYER_REV[1] | PULL_LAYER_REV |
| 0 | SW2 Control Page Select | EMREV (0x02) | ead 0x00 | Z | | | | | |
| | | PROG_ID[11] | PR.OG_ID[10] | PROG_ID[9] | PR.OG_ID(8) | RESERVED | EMREV[2] | EMREV[1] | EMREV[0] |
| 3 | | PROS_3D (0x03) | Read 0x00 | | | | | | |
| | | PROG_ID[7] | PROG_ID[6] | PROG_ID[5] | PROG_ID[4] | PROG_ID[3] | PROG_ID[2] | PROG_ID[1] | PROG_ID[0] |
| | | | | | | | | | |
| | | Select All DEVICE_ID (0x | 00) - (4) Rea | i Write Rese | a l | | | | |

5.2.3 The Framework window

The Framework window consist of the following sections:

- **Device manager:** used to start communication with device, enter or exit test mode, enable I²C CRC and I²C secure access, enable watchdog.
- Framework settings: manages file import/export and framework configuration.
- Window log: reports USB and Device communication events.
- **USB and device status:** indicates if USB or device is connected or disconnected, shows firmware and GUI version, displays current state of FS state machine. Click Display button to refresh.
- **Tools access bar:** provides quick access to the PF52 evaluation tools and features. *Note: Power tool is currently not available.*
- **Tab content:** shows the content of each tool or tab. There may be more tabs, boxes, or windows inside.



5.2.3.1 Framework settings

The framework settings section appears at the top left corner of the framework (Figure 4). It consists of five items:

- File
- View
- Import/Export
- NXP
- Help



5.2.3.1.1 File menu item

Load or save a configuration or exit the application. Load and Save are only enabled when OTP tool tab is active.



- **Display GUI kit selection at start:** when starting the GUI, allows you to enable/disable the kit selection window.
- Exit: exits the NXP GUI application.

5.2.3.1.2 View menu item

The View menu contains the following options:

- 1. Display
- 2. Show
- 3. Naming conventions
- 4. OTP sequence diagram mode
- Display: enables and disables the connection tool bar (enabled by default) option.

| View Export NXP Help | |
|---------------------------|---------------------|
| Display | Connection Tool Bar |
| Show | |
| Naming Conventions | Device PF5200 |
| OTP sequence diagram mode | Alias PE5200 |

• **Show:** this option can be used to access various sections of the GUI as shown in the following figure.



• **Naming conventions:** selects Friendly or Register name display for OTP tool. Option enabled only when OTP tool is active.

| View Export NXP Help | |
|---------------------------|------------------|
| Display | Apply ADDR: 0x08 |
| Show | |
| Naming Conventions | Friendly |
| OTP sequence diagram mode | Register |

The naming convention options are:

- Friendly: causes register names to be displayed as user-friendly names throughout the OTP tool.
- Register: causes register names to be displayed as the register's technical name throughout the OTP tool.
- **OTP sequence diagram mode:** sets the x-axis in the sequence diagram (Sequencer tab) to display in either Time mode (displays the sequence in increments of time) or in Slot mode (displays the sequence in terms of the assigned slots).



5.2.3.1.3 Import/Export menu item

The Import/Export menu item allows you to manage all the files needed for emulation, for use with the OTP PROG tool, and for GUI configuration. This menu item is only active when the OTP tool has been selected. See <u>Section 5.2.3.3.5 "OTP"</u> for details.

| Import/Export | NXP | Help |
|---------------|-----|------------|
| TBB | | |
| HEX | | - F |
| Generate | | |
| Load CFG | | |
| Default C | FG | - ▶ |

The Import/Export menu consists of the following items:

• **TBB:** exports an OTP configuration into a TBB script file that can be used to load the Mirror registers. The same file can be used by the PROG tool to burn OTP fuses.

• **HEX:** outputs the script in HEX format. A drop-down menu allows you to select the type of HEX format to be exported.

| Import/Export NXP | Hel | р |
|-------------------|-----|-----------------|
| TBB | | |
| HEX | | S-HEX |
| Generate CFG | | I-HEX |
| Load CFG | | 1 CONFIGURATION |
| Default CFG | ► |) Default) |

- I-HEX: exports as an Intel Hex script file.
- **S-HEX:** exports as a Simple Hex script file.
- Generate CFG: generates a configuration file (.cfg) used by the GUI.
- Load CFG: loads an existing configuration file.
- **Default CFG:** loads a predefined configuration in QM or ASIL-B to use as a starting point.

| Import/Export | NXP | Hel | р |
|---------------|--------------|-----|-----------------------|
| TBB | | | |
| HEX | | ► | |
| Generate (| Generate CFG | | SW Regulators Program |
| Load CFG | | | I CONFIGURATION |
| Default CF | G | ► | QM |
| | | | ASIL-B |

5.2.3.1.4 NXP menu item

This menu item provides NXP-specific information on the part.



5.2.3.1.5 Help menu item

This menu item contains links to additional information and displays the version number of the installed GUI.

- Documentation: lists online NXP documentation related to using the PF5200 GUI.
- About: displays the version number of the GUI currently installed.

KITPF5200FRDMEVM evaluation board



5.2.3.2 Device manager

The Device Manger menu is located directly below the framework settings menu in the top left corner of the framework window (Figure 4).

Note: The Device manager does not display if the Connection toolbar is not selected in the Frameworks setting \rightarrow View \rightarrow Display menu item.

The device manager enables users to start or stop communication with the device, enter or exit the test mode, manage I^2C communications, and enable/disable the watchdog refresh.

The Device manager consists of the following items:

- Start/Stop: opens or closes communication with the device.
- Mode: selects between TBB and user mode.
- **Polling:** refreshes the current mode.
- Apply: applies the selected settings.
- ADDR: set the I²C address assigned to the device.
- **I2C CRC:** indicates whether an extra CRC byte has been enabled by OTP programming.
- Secure Write: enables/disables I²C secure write.
- Enable Watchdog Refresh: enables/disables a Watchdog refresh.
- Period: sets the Watchdog period.

File View Export NXP Help

 PF5200
 Stop
 Liser-mode
 Polling
 Apply
 ADDR:
 0x08
 Ill Inclusion
 Enable WatchDog Refresh
 Period
 1 ms
 Inclusion

5.2.3.2.1 Device connection

A device connection box appears immediately below the Device manager. When the FRDM-KL25Z is not connected through the USB port, the State indicator in the bottom bar shows **NOT DETECTED**, the PF5200 header text appears red, and the **Start** button is not available.

PF5200 Start user-mode 💌

MCU: FRDM-KL25Z State: NOT DETECTED

After the USB cable is connected, the State indicator displays **CONNECTED** and the **Start** button becomes available.

PF5200 Start user-mode V

KITPF5200FRDMEVM evaluation board

Click the Start button to start communication with the PF5200.

At this point, the State indicator displays **CONNECTED** and PF5200 header text changes from red to green.



Usually, when connected, the next step is to load a script that is written to the Mirror register. This must be done in Test mode.

5.2.3.2.2 I²C CRC enablement

The PF5200 I²C communication bus can be configured to manage an extra CRC byte. This option is selected during OTP by setting the OTP_I2C_CRC_EN bit. The FRDM-KL25Z must be notified when the OTP_I2C_CRC_EN is enabled in order to correctly manage the I²C communication. That notification is provided by **I2C CRC** checkbox.

If OTP_I2C_CRC_EN is not enabled in the PF5200, no action is required by the user and the **I2C CRC** box can be left unchecked.

| PF5200 Stop | user-mode 🔻 | Polling | Apply | ADDR: | 0x08 | • | I2C CRC: | Secure Write: | Enable WatchDog Refresh | Period | 1 ms | Ŧ |
|-------------|-------------|---------|-------|-------|------|---|----------|---------------|-------------------------|--------|------|---|
|-------------|-------------|---------|-------|-------|------|---|----------|---------------|-------------------------|--------|------|---|

If OTP_I2C_CRC_EN is enabled, the user must select **TBB-MODE** in the Mode box and check the **I2C CRC** box. The GUI then checks if the PF5200 OTP_I2C_CRC_EN bit is enabled. If the GUI verifies that the OTP_I2C_CRC_EN bit is enabled, the selection is valid and the FRDM-KL25Z is able to manage the I²C CRC.

If the check indicates that the OTP_I2C_CRC_EN bit is not enabled, the PF5200 is not able to manage the I²C CRC and the following error message is displayed: "WARNING:I2C_CRC is not enabled in PF52".

| PF52 | Stop | tbb-mode 🔻 | Polling | Apply | ADDR: 0x08 👻 | I2C CRC: 🗸 | Secure Write: | Enable Wa | tchDog Refresh Period 1 ms 🔍 |
|-------------|--|---------------------------------|---------------|-------------|-------------------|------------|-------------------|---------------|------------------------------|
| | Log Window | | | 2 X | Configuration Sec | quencer SW | Regulators Progra | am ID | |
| | Filter Messages | • | SAVE CLEAR | RUN | | | SYSTEM CONFIG | GURATION | |
| ACCESS | PF5200 [OTP_CTRL2:0xa2]W:0x00 PF5200 [OTP_CTRL3:0xa3]W:0x00 | | - | OTP_12C_ADD | 0x08(Default) | | * | 0x08(Default) | |
| SCRIPT | PF5200 [OTP_FR PF5200 [OTP_PV | EQ_CTRL:0xa4]\ VRON:0xa5]W:0 | W:0x0b x00 | | OTP_12C_CRC_EN | Enabled | | • | Enabled |

5.2.3.2.3 Secure Write Mode enablement

PF5200 provides a Secure Write mechanism for specific bits that are critical to the functional safety of the device.

Secure Write sequence request actions from both PMIC and MCU. PMIC actions are enabled by **OTP_I2C_SECURE_EN**, and MCU action are enabled by **Secure Write** checkbox. This mechanism is fully operatives when both PMIC and MCU actions are enabled.

UM11723

KITPF5200FRDMEVM evaluation board

| PF52 | 00 Stop tbb-mode 🔻 | Apply ADD | t: 0x08 🔻 🛛 🖬 | C CRC: | Secure Write: 🗸 | Enable Wate | hDog Refresh |
|--------|---|----------------|---------------|------------|-----------------|-------------|---------------|
| | Log Window | | Configuration | Sequencer | SW Regulators | Program ID | |
| | Filter Messages 🔹 | SAVE CLEAR RUN | | | SYSTEM CON | FIGURATION | |
| ACCESS | PF5200 [OTP_CTRL1:0xa1]R:0x0 PF5200 [OTP_DEBUG1:0xbd]R:0 | 0 🔺 | OTP_I2C_ADD | 0x08 | (Default) | • | 0x08(Default) |
| <> | PF5200 [SET_DPIN_TBBEN] W :0 |) | OTP_I2C_CRC_E | N Disab | bled | - | Disabled |
| SCRIPT | PF5200 [CTRL1:0x25]R:0x11 PF5200 [CTRL1:0x25]R:0x10 | | OTP_I2C_SECUR | E_EN Disab | oled | - | Disabled |

5.2.3.3 Tools access bar

The Tools access bar appears in a vertical row along the left side of the framework window. It provides access to tools that implement various GUI functions. The tool access bar consists of seven items:

- Access: provides access to I²C registers
- Script: creates, opens, saves, and runs scripts
- Prog: manages OTP fuse-burning process
- Mirror: provides access to mirror registers
- Power: not available this release
- OTP: creates, saves OTP configuration files
- IO Pins: reads and sets PF5200 IO pins



5.2.3.3.1 Access

The Access tool provides access all I^2C registers, either in a register map format or in a graphical and more readable view.

| PF5 | 200 Stop user-mode ¥ Poling Apply | ADDR: 0x06 V | 12C CRC: Secu | re Write: Ena | ble WatchDog Ref | resh Period 1 | ms 🔻 | | | | |
|--------|--------------------------------------|------------------|-------------------|---------------|------------------|---------------|-------------------|--------------|--------|-------------|---------|
| 0 | Log Window | eee Register Map | () SW Regulators | Sequence | G Clock | PMIC Config | Punctional Safety | & Interrupts | Status | MEASUREMENT | PMIC ID |
| ACCESS | PF5200 [SET_DPIN_TBBEN] W 0 | BB Functional | BB OTP_Functional | OTP_Trim | OTP_Controller | | | | | | |
| | | | | | | | | | | | |
| Acce | Access tool button Access tool menus | | | | | | | | | | |

5.2.3.3.2 Script

The script editor allows you to create script sequences or to send existing sequences to the device. You can read/write individually to a register, to a digital pin, or to an analog pin. You can also emulate an OTP configuration with this tool. The Script tool is accessible from Tool access bar.

The Script editor window consist of four sections:

- Log window
- Script commands
- Script commands window
- Script results window



Log window

The Log window list events as they occur in real-time when the script is executing. The filter messages box allows you to limit log messages to certain events (Register Read, Register Write, Pin Read, Pin Write). The Log window menu bar also contains buttons for saving the log contents to a file, clearing the log, or running the script in the script command window.

Commands

The Commands window allows you to enter commands into the script command window simply by clicking the appropriate command. This facilitates command entry and assures that there are no syntax errors in the command. The commands are organized into functional categories in the menu. Opening one of menu tabs and selecting the desired pin causes the associated command to appear in the Script Command Window.

KITPF5200FRDMEVM evaluation board

| Digital Pins |
|---------------------|
| Analog Pins |
| ▷ Registers |
| ▷ Mode |
| ▷ Control |
| ▲ Generator |
| Generator: Select 💌 |

- Digital pins: enters the script command to read the value of the selected digital pin.
- Analog pins: enters the script command to read the value of the selected analog pin.
- **Registers:** enters the script command to read or write to functional and OTP functional registers.
- Mode: enters the script command to set the mode to either tbb-mode or user-mode.
- **Control:** enters the script command to pause script execution or to delay script execution. By default, 300 ms is entered as the delay value, but this value can be edited in the Script command window and changed to any ms value. If a Pause command is entered in the Script command window, execution halts when the Pause command is encountered and a pop-up window appears prompting you to continue execution.
- **Generator:** clears the content of the script command window and enters an OTP script sequence.

All menu items function in a similar fashion. The example below shows a typical process using the **Registers** menu tab.

Clicking the Register tab brings up the panel shown in the top image. A Write operation to the CTRL1 register in the functional register group has been selected. The value 0x00 is selected as the value to be written to the register. Pressing Enter with the cursor in the value field enters the well-formed command in the Script Command Window (bottom image).

| Registers | | |
|-------------------------------|--------------|--|
| Operation: | Write | |
| Reg Group: | functional 💌 | |
| Reg Name/Addr: | CTRL1 | |
| Value: | 0x00 | |
| Script Command | ls Window | |
| | | |
| | | |

SET_REG:PF5200:FUNCTIONAL:CTRL2:0x00

Script commands window

The Script command window is the area where existing script files can be loaded and where script commands are entered, edited, and executed. The menu bar at the bottom of the window contains the following six buttons:

- Run: initiates execution of the script sequence in the script command window.
- Loop: executes the script as a loop. Select LOOP and then click RUN.
- **Save:** saves the content of the Script Command Window as a .txt file that can be subsequently reloaded
- **Open:** clears the current content and loads a previously saved script into the script command window. The loaded file has to be a TBB file with .txt extension.
- Clear: clears the current content of the script command window.
- Help: shows a list of all script editor command and their command formats.



Script results window

This window displays the results of an executed script. The menu bar at the bottom of the window contains the following three buttons:

- **Save:** saves the content of the Script Results Window as .txt file that can be subsequently reloaded.
- **Open:** clears the current content and loads a previously saved results file into the script results window.
- Clear: clears the current content of the script results window.

| | CLEAR |
|--|-------|
|--|-------|

5.2.3.3.3 Prog

The Prog tool provides an easy way for OTP fuses burning. This tool contains two sections:

- Device programming configuration: allows you to set configuration parameters.
- · Fuse box status:
 - Programming status: shows the status program flags during the burn process.
 - Sector flags: shows the status of the sector flags during the burn process. A blue box next to a sector flag indicates that the sector is empty (has not been burned); an orange flag indicates that the sector has already been burned.

For information on using the Prog tool to burn PF5200 fuses, see <u>Section 6.4</u> "Programming an OTP operation".

5.2.3.3.4 Mirror

The Mirror tool provides access to all mirror registers.

Note: The Mirror tool tabs are similar to the corresponding OTP tool tabs.

To avoid confusion, the tab header background colors are different. Mirror tool tab headers are brownish-red. OTP tool tab headers are blue.

KITPF5200FRDMEVM evaluation board

| Start / St Contextual I | top putton | | | | | | | | | |
|----------------------------|--------------------|--------------------|-------------|-----------------|--------------|---------------|----------|------------|-----------|--------|
| File | View haport/Export | t NXP Help | | | | | | | | |
| PF | 5200 Stop | tbb-mode 💌 Polling | Apply ADDR | : 0x08 💌 12C C | RC: Secu | re Write: 📃 E | nable Wa | itchDog Re | fresh 🗌 I | Period |
| | Log Window | × D | | PF5200 | Pins Polling | | | PF5200 | Pins Sett | ting |
| | Filter Messages | SAVE CLEAR RUN | | | | | | | | |
| ACCES | PF5200 [PAGE_SE | LECT:0x53]W:0x01 | PGOOD : | Duration 100 ms | Poll | Read | | PWRON : | Low 🔻 | |
| <> | PF5200 [OTP_I2C:0 | 0xa0]R:0x00 | RESETBMCU : | Duration 100 ms | Poll | Read | | TBBEN : | High 🔻 | |
| SCRIP | PF5200 [OTP_CTR | L2:0xa2]R:0x10 | | | | | | | | _ |
| | PF5200 [OTP_FAU | LT_COUNTERS:0xa | | | | | | | Write | |
| | PF5200 [OTP_FAU | LT_TIMERS:0xaa]R | | | | | | | | |
| PROC | PF5200 [OTP_CTR | L1:0xa1]R:0x02 | | | | | | | | |
| (the | PF5200 [OTP_DEB | UG1:0xbdJR:0x00 | | | | | | | | |
| 5 | PF3200 [OTP_PWF | CONFIG:0xa61P:0 | | | | | | | | |
| MIRKO | PE5200 [OTP_WD | COUNTER:0xa81R | | | | | | | | |
| | PF5200 [OTP_WD | EXPIRE:0xa71R:0x | | | | | | | | |
| POWE | R PF5200 [OTP_FRE | Q_CTRL:0xa4]R:0x80 | | | | | | | | |
| | PF5200 [OTP_PWF | RUP_CTRL:0xad]R: | | | | | | | | |
| | PF5200 [OTP_SW1 | I_PWRUP:0xb1]R:0 | | | | | | | | |
| OTP | PF5200 [OTP_SW2 | 2_PWRUP:0xb5]R:0 | | | | | | | | |
| 01- | PF5200 [OTP_RES | ETBMCU_PWRUP: | | | | | | | | |
| | PF5200 [OTP_PGO | OD_PWRUP:0xaf] | | | | | | | | |
| IO PIN | PES200 [OTP_SW1 | _CONFIGT:0xb2]R | | | | | | | | |

There are two different tbb-mode procedures, depending on whether or not the OTP fuses have already been burned.

Working with a part whose OTP fuses have not yet been burned:

1. Before performing a read or write, be sure you are in tbb-mode. To do so, select **tbb-mode** in the Device Manager menu and click **Apply**.

This works even if you initially started running in user-mode.

| File View Import/Export NXP Help | | |
|-------------------------------------|---------|-------|
| PF5200 Stop user-mode Polling Apply | | |
| Log Window OB Con | | |
| aaa-fig51tmp | | |
| | | |
| PF5200 Stop tbb-mode 🔻 | Polling | Apply |
| | | |

2. The usual way of working is to set the PWRON_SEL jumper on the PWRON_MCU side in order to allow the PWRON pin to be controlled by the MCU and the script.

Working with a part whose OTP fuses have already been burned:

Under these circumstances, a write operation is possible only when the board has first been powered with PWRON set to low. Then the user can read, modify, and when ready, set PWRON to high.

The usual way of working is to set the PWRON_SEL jumper on the PWRON_SW side in order to allow PWRON to be controlled manually by the SW1 switch.

The procedure is as follows:

- 1. Set the PWRON_SEL jumper to the PWRON_SW position.
- 2. Move POWERON SW (SW1) to the OFF (0) position.
- 3. Power the board.

4. Click **IO PINS** button in the Tools access bar. When the IO PINS window appears, set TBBEN high. If TBBEN has already been set high by the MCU, do nothing.



- 5. Return to the Mirror tool and Read/Write the mirror registers as you require.
- 6. On the evaluation board, switch SW1 to the On (1) position. The part starts with the modified settings.

The following figure shows the Configuration tab of the Mirror tool.

| PF! | 200 Stop tbb-mode * Polling | Apply ADDR: 0x08 | I2C CRC: Secure Write: | Enable WatchDog Refresh | Period | 1 ms 👻 | | | | | | | | NP |
|-----|---|--|--|---|--|---|--|--|--|--|----------|-----------|------------|--------|
| | Log Window 2018 | Configuration Ser | wenter SW Regulators Progr | am ID | | | | | | | Read All | Write All | OTP Import | Export |
| U | Filter Messages 👻 🛃 🛼 | | SYSTEM CONFIGURAT | 108 | | | | 1/0 00151 | GURATION | | | | | |
| | Log Window ■ ■ ■ The Message ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ | Configuration Sec OTF_I2C_ADD OTF_I2C_CRC_EN OTF_I2C_CRC_EN OTF_V2NL_OVAL_EN OTF_V3NL_OVAL_SWN OTF_FAULT_MAX_ONT OTF_FS_MAX OTF_FS | Sy Regulator non Sy Regulator non Sy Regulator non Sy | em D D D D D D D D D D | 01 01 01 01 01 01 01 | TP_PWRON_MODE TP_PWRON_DBINC TP_PWRON_RST_E TP_TRESET TP_TRESET TP_FG_ACTIVE TP_FG_OHECK TP_EWARN_TDME TP_XFAILB_EN | Level sensitiv Faling Edge - Stutdown 2 s GPO PG not checks 100 us Disabled | I/O CONII e 32 ms and Reing Edge ad at power up Write | GURATION - 32 ms * * * * Read | Level sensitive Failing Edger - 12 ms and Rising I Shufdown 2 s CPO PG not checked at power up 100 us Deabled | Read All | Winte All | OTP Import | Export |
| Fi | PH2001 007 SW2, PWRU-BhodsRd, PH2001 007 SW2, PWRU-BhodsRd, PWRU-BhodsRd, PWRU-Frank, PH2001 007 PWRU-PURU-BhodsRd, PH2001 007 PWRU-BhodsRd, PH2001 007 PWRU-BhodsRd,< | | WATCHOOD MONITORING Doubled • • • Ins: • • Cleared within 100%s timer • • Event on step 1 • • • • • • • • • • • • • • • • • • • | Deabled 1 ms Cleared within 10% timer Event on step 1 1 Event tab | OTP_CULCE OTP_SYNC OTP_FSYNC OTP_FSSL OTP_FSSL | CLOCK FREQ 2.500 M MODE Disabled C_RANGE 200000 EN Disabled EN Disabled RANGE +/-5% | MANAGEMENT tz to 250004z Read | 2.500 MHz Disabled 2000KHz to 2500KHz Disabled Disabled +/-5% | | | | | | |

5.2.3.3.5 OTP

The OTP tool allows you to enter an OTP configuration and save it as a .cfg file. The .cfg file is used by the GUI to log all of the configuration information. A TBB file can be created with a .txt extension. The TBB file can be used either to load the mirror registers in TBB mode or to burn OTP fuses using the PROG tool.

The OTP configuration is not addressed here. For information on OTP configuration, see the PF5200 OTP configuration application note.

The main panel of the OTP tool main panel is divided into the four sections shown in Figure 6:

KITPF5200FRDMEVM evaluation board

| | File View | II - PF5200 - 3.1.191 v Import/Export NX6 | P Helo moce * Poling Acoly | ADOR: 0x08 * 1 | X ORG 🗌 Secure Write | Enable WatchDog Refresh Period 1ms | Ŧ | | | - 5 × |
|----------|-----------|--|-------------------------------|--------------------|----------------------|--|--|--------------------|----------------------------|-----------|
| | 0 | Configuration Sequ | encer SW Regulators | Program ID OT | P Tool tabs | | | Import Save Config | Custom Details | |
| | 0 | | SW1 | | SW2 | BLOCK DIAGRAM | SW Miscellaneous | | Company Name* 10P | |
| | | OTP_VSW1 | 1.20000 V ··· | OTP_VSW2 | 1.20000 V ···· | | OTP_SW_MODE PWM | | Location | |
| | SURT. | OTP_SW3JV_TH | 15% * | OTP_SW2UV_TH | 95.% | PF5200-8 | DTP_SW1CONFIG SW1 and SW2 single phase * | | Contact Name* | |
| | | OTP_SW10V_TH | 105 % | OTP_SW2OV_TH | 105 % * | u | | | Contact E-mai* | |
| | 9 | OTP_SW(2.04 | hea · | OTP_SW28LIM | 9.04 * | SW1 → LAMOV | | | Phone Number* | |
| | (cha) | OTP_SW1_LSELECT | 0.47.64 | OTP_SW2_LSELECT | 0.47 sH * | 12 1.2000 V | | | Address #1* | |
| | | OTP SWIPHASE | P * | OTP SW2PHASE | 180* * | 3112 | | OTP details | Address#2 | |
| | | OTP SIVE PS EN | frahled w | OTP SW2 PG RN | Fraider V | | | | Ta Cadel | |
| OTP tool | | OTP_SW1_OVENPASS | | OTP_SW2_OVBYPASS | | | | | Courty* | |
| | | OTP_SW1_UVEYPASS | | OTP_SW2_UVENPASS | | | | | Other Info | i |
| | ~ | OTP_SW1_BLIMEYPASS | | OTP_EW2_ILIMEVPASI | | | | | Program Details | |
| | | 010,5172015,30200 | 7.03/4.09 mk/us * | 010/34/20/5/30000 | 7.03/4.09 mV/us * | | | | Program Name* ProFMEA Def | the first |
| | | OIN 201 201 201 | 8.75 GM * | 019/3/02/04/00/09 | 46.75.69 | | | | Application* Apps Validate | on |
| | | | | | | OTP Parameters | | | Production Date | |
| | | | | | | setting | | | Sample Date* | |
| | | | | | | | | | Other Info | |
| | | | | | | | | | Device Type PF5200-ASIL | |
| | | | | | | | | | OTP ED PP | |
| | | | | | | | | | OTP Revision A | |
| | | | | | | | | | PertNumber PPP5200AM0P | PPES |
| | | | | | | | | | Target Market Automotive | * |
| | | | | | | | | | a | aa-044595 |
| Figur | e 6 | . OTF | v tool r | nain p | anel se | ections | | | | |

KITPF5200FRDMEVM evaluation board

OTP parameter setting section: this section is organized into four tabs.
 Configuration tab: provides a means of setting miscellaneous PF5200 configuration parameters.

| Configuration Sequ | encer SW Regulators | Program ID | | | | | | |
|--------------------|-----------------------------|--------------|------------------|----------------------------|---|-------------------|---------------------------|---|
| SYST | EM CONFIGURATION | | | I/O CONFIGURATION | | WATCH | DOG MONITORING | |
| OTP_I2C_ADD | 0x08(Default) | - | OTP_PWRON_MODE | Level sensitive | • | OTP_WD_EN | Disabled | • |
| OTP_I2C_CRC_EN | Disabled | • | OTP_PWRON_DBNC | | | OTP_WD_DURATION | 1 ms | • |
| OTP_I2C_SECURE_EN | Disabled | • | OTP_PWRON_RST_EN | | × | OTP_WDWINDOW | Cleared within 100% timer | • |
| OTP_VIN_OVLO_EN | Disabled | - | OTP_TRESET | | | OTP_WD_MAX_EXPIRE | Event on step 1 | • |
| OTP_VIN_OVLO_SDWN | | | OTP_PG_ACTIVE | GPO | • | OTP_WD_MAX_CNT | 1 Event | • |
| OTP_FAULT_MAX_CNT | Disabled | Ŧ | OTP_PG_CHECK | PG not checked at power up | • | | | |
| OTP_TIMER_FAULT | 1 ms | Ŧ | OTP_EWARN_TIME | 100 us | • | | | |
| OTP_FS_BYPASS | Disabled(Follow FS State of | condition) 🔻 | OTP_XFAILB_EN | Disabled | • | | | |
| OTP_FS_MAX_CNT | 1 Event | - | | | | | | |
| OTP_FS_OK_TIMER | 1 Minute | - | | | | | | |
| OTP_BGMON_BYPASS | Disabled (Device Shutdown | n) 🔻 | | | | | | |
| | NAGEMENT | | , | | | | | |
| OTP_CLK_FREQ 2 | .500 MHz 🔻 | | | | | | | |
| OTP_SYNC_MODE D | isabled 💌 | | | | | | | |
| OTP_FSYNC_RANGE 2 | 000KHz to 2500KHz 🔻 | | | | | | | |
| OTP_SYNCOUT_EN D | isabled 👻 | | | | | | | |
| OTP_FSS_EN D | isabled 🔻 | | | | | | | |
| OTP_FSS_RANGE + | /-5% 🔹 | | | | | | | |

The system configuration tab displays a different window, depending on whether a QM device or an ASIL B device has been selected in the Program Details panel.

| SYSTEM CONFIGURATION | | | | | | | | |
|----------------------|-------------------------------|---|--|--|--|--|--|--|
| OTP_I2C_ADD | 0x08(Default) | - | | | | | | |
| OTP_I2C_CRC_EN | Enabled | - | | | | | | |
| OTP_VIN_OVLO_EN | Enabled | - | | | | | | |
| OTP_VIN_OVLO_SDWN | Interruption only on VIN_OVLO | - | | | | | | |
| OTP_FAULT_MAX_CNT | 2 Faults | - | | | | | | |
| OTP_TIMER_FAULT | 1 ms | • | | | | | | |
| | | | | | | | | |

| SYSTEM CONFIGURATION | | | | | | | |
|----------------------|-------------------------------|---|--|--|--|--|--|
| OTP_I2C_ADD | 0x08(Default) | • | | | | | |
| OTP_I2C_CRC_EN | Enabled | - | | | | | |
| OTP_I2C_SECURE_EN | Enabled | • | | | | | |
| OTP_VIN_OVLO_EN | Enabled | • | | | | | |
| OTP_VIN_OVLO_SDWN | Interruption only on VIN_OVLO | - | | | | | |
| OTP_FAULT_MAX_CNT | 2 Faults | • | | | | | |
| OTP_TIMER_FAULT | 1 ms | • | | | | | |
| OTP_FS_BYPASS | Enabled(Go to LP_OFF) | • | | | | | |
| OTP_FS_MAX_CNT | 3 Events | • | | | | | |
| OTP_FS_OK_TIMER | 1 Minute | - | | | | | |
| OTP_BGMON_BYPASS | Enabled (Interruption Only) | • | | | | | |

QM System Configuration

ASIL-B System configuration

 Sequencer tab: configures the sequence and slot for the PGOOD and RESETBMCU switches. Also, allows the power-down mode (OTP PWRDWN MODE) to be set for group mode or sequential mode. As shown in

KITPF5200FRDMEVM evaluation board

the following figure, some fields are unavailable when OTP_PWRDN_MODE is set to sequential instead group.

| Configuration | Sequence | er SW Regu | lator | s Program ID | | | | | | | | | | | | | | | Import |
|---------------|----------|--------------|-------|-------------------|-------|---|-------------------|----------|------------|-------|-------|-------|-------|--------|-------|-------|-----|-------|--------|
| POWER | DOWN SI | QUENCE | | POWER-UP SE | QUENC | E | POWER DOWN | N DELAYS | | | | S | EQUEN | CE DIA | GRAM | | | | |
| OTP_PWRDWN_ | MODE | Sequential 🔻 | | OTP_SEQ_TBASE | 30 µs | Ŧ | OTP_GRP1_DLY | | | | | | | | | | | | |
| OTP_SW1_PDGF | RP | | | OTP_SW1_SEQ | OFF | Ŧ | OTP_GRP2_DLY | | | | | | | | | | | | |
| OTP_SW2_PDGF | RP | | | OTP_SW2_SEQ | OFF | - | OTP_GRP3_DLY | | sw | | | | | | | | | | |
| OTP_RESETBMC | U_PDGRP | | | OTP_RESETBMCU_SEQ | OFF | - | OTP_GRP4_DLY | | | | _ | _ | | _ | _ | _ | | | |
| OTP_PGOOD_PD | IGRP | | | OTP_PGOOD_SEQ | OFF | * | OTP_RESETBMCU_DLY | | sw | | | | | | | | | | |
| OTP_PD_SEQ_D | LY | No delay 🔻 | | | | | | | RESETRINCI | | | | | | | | | | |
| | | | - | | | | | | hese romo | | | | | | | | | | |
| | | | | | | | | | PGOOL | | | | | | | | | | |
| | | | | | | | | | | -0 us | 60 us | 90 us | 120 u | -150 u | 180 u | 210 u | 240 | 270 u | 300 |
| | | | | | | | | | | | | | | 2 | 2 | 2 | 2 | a | a |

The Sequence diagram graph displays the power-up/power-down sequence.



The x-axis of the Sequence diagram can be set to either time mode (displays the sequence in increments of time) or slot mode (displays the sequence in terms of the assigned sequence slots). To change this setting, go to **View / OTP sequence diagram mode** and select the mode.



- SW Regulators tab: sets OTP Parameters for switcher 1 (SW1) and switcher 2 (SW2). The SW miscellaneous window on the right allows SW1 and SW2 to be configured as single phase or dual phase. The block diagram window displays a block diagram for the current device. Note that, because the PF5200 runs in PWM

KITPF5200FRDMEVM evaluation board

mode only, the OTP_SW_MODE setting in the SW miscellaneous window cannot be changed.

| Configuration Seq | uencer SW Regulators P | rogram ID | | | |
|--------------------|------------------------|--------------------|-------------------|---------------|--|
| | SW1 | | SW2 | BLOCK DIAGRAM | SW Miscellaneous |
| OTP_VSW1 | 0.60000 V 👻 | OTP_VSW2 | 1.10000 V 💌 | | OTP_SW_MODE PWM |
| OTP_SW1UV_TH | 96.5 % | OTP_SW2UV_TH | 96.5 % | PF5200-ASILB | OTP_SW1CONFIG SW1 and SW2 single phase |
| OTP_SW1OV_TH | 103.5 % | OTP_SW2OV_TH | 103.5 % 💌 | | |
| OTP_SW11LIM | ▼ A 0.0 | OTP_SW2ILIM | 9.0 A 👻 | | |
| OTP_SW1_LSELECT | 0.47 µH 💌 | OTP_SW2_LSELECT | 0.47 µH 👻 | SW2 1.10000 V | |
| OTP_SW1PHASE | 45° 💌 | OTP_SW2PHASE | 45° 💌 | | |
| OTP_SW1_PG_EN | Disabled 💌 | OTP_SW2_PG_EN | Disabled 💌 | | |
| OTP_SW1_OVBYPASS | | OTP_SW2_OVBYPASS | | | |
| OTP_SW1_UVBYPASS | | OTP_SW2_UVBYPASS | | | |
| OTP_SW1_ILIMBYPASS | | OTP_SW2_ILIMBYPASS | | | |
| OTP_SW1DVS_RAMP | 7.81/5.21 mV/µs ▼ | OTP_SW2DVS_RAMP | 7.81/5.21 mV/µs ▼ | | |
| OTP_SW1_GM_COMP | 65 GM 👻 | OTP_SW2_GM_COMP | 65 GM 💌 | | |

- Program ID tab: displays the OTP ID. Only NXP users can create a new OTP ID.

| Configuration | Sequencer | SW Regulators | Program ID |
|---------------|-----------|---------------|------------|
| PROGRA | M ID | | |
| OTP_PROG_IDH | D | | |
| OTP_PROG_IDL | P | | |

KITPF5200FRDMEVM evaluation board

- **OTP Details section:** collects and stores information about the customer and OTP version. All the information entered in this section is retained as part of the .cfg and TBB file.
 - The Custom Details window collects information related to the customer.

| Custom Details | |
|-----------------|------------------------|
| Company Name* | [Company Name] |
| Location | [Company Location] |
| Contact Name* | [Contact Name] |
| Contact E-mail* | [Contact E-mail] |
| Phone Number* | [Contact Phone Number] |
| Address#1* | [Company Address] |
| Address#2 | |
| City* | [City] |
| Zip Code* | [Zip/ Postal Code] |
| Country* | [Country] |
| Other Info | |

- The Program Details window, in addition to comments related to the application, allows you to do the following:
 - Select device type (see Configuration tab for details).
 - Display the OTP ID (set by NXP only).
 - Display the build part number (set by NXP only).
 - Select target market, either automotive or industrial.

| Program Details | |
|-----------------|----------------------------|
| Program Name* | [Program Name] |
| Application* | [Application Description] |
| Production Date | [Targeted Production Date] |
| Sample Date* | [Require Sample Date] |
| Other Info | |
| Device Type | PF5200-ASILB |
| OTP ID | B6 |
| OTP Revision | A |
| Part Number | PPF5200AMBB6ES |
| Target Market | Automotive 💌 |

Note: All other panels, tabs or windows are the same for both QM an ASIL B parts.

5.2.3.3.6 IO pins

The IO pins tool provides a means of reading and setting the PF5200 IO pins (PGOOD, RESETBMCU, PWRON, TBBEN).

The IO PINS panel consists of three sections:

- Log window: maintains a running log of events initiated during the current session. A drop-down menu in the upper left allows the log to be filtered by register read, register write, pin read, and pin write. Buttons in the upper right allow the Log window contents to be saved, cleared, or run.
- **PF5200 pins polling:** allows the PGOOD and RESETBMCU pins to be read or polled during a selected time duration. In the indicator boxes, blue indicates low state, orange indicates high state. The displayed logical level is the last one sent to the device and not an actual sense of the pins.
- **PF5200 pins setting:** allows the PWRON and TBBEN pins to be set. The PGOOD pin must be set as a PGOOD or GPO function and not as a temperature sensor output. In the indicator boxes, blue indicates low state, and orange indicates high state.

| PF5 | 200 Stop user-mode - Polling | Apply ADDR: 0x08 V I2C CRC: Secure Write: Enable Wa | tchDog Refresh Period |
|---------|--|--|--|
| | Log Window | PF5200 Pins Polling | PF5200 Pins Setting |
| | Log Window (2) (2) Filter Messages JW (CAR IN PF5200 [GET_DPIN_RESETBMCU] R :1 PF5200 [GET_DPIN_PGOOD] R :0 PF5200 [SET_DPIN_PWRON] W :1 PF5200 [SET_DPIN_TBBEN] W :0 | PGOOD : Duration 100 ms + Poll Read RESETBMCU : Duration 100 ms + Poll Read | PF5200 Pins Setting PWRON : High TBBEN : Low Write |
| IO PINS | | | |

You can enter into TBB mode while the part is live. To change to TBB mode, open the Script tool and go to the Mode tab.

5.2.3.4 Tab content

The Tab content window provides access to GUI functions that configure, monitor, and control the PF5200 device during the evaluation session. There are ten tabs:

- Register map
- SW regulators
- Sequence
- Clock
- PMIC config
- · Functional safety
- Interrupts
- Status
- PMIC ID

5.2.3.4.1 Register map

The Register map tab allows you to read or write to the PF5200 registers.

There are two sub-menus:

• Functional: functional registers access (I²C register map)

KITPF5200FRDMEVM evaluation board

• **OTP functional:** OTP functional registers access (OTP mirrors register map)

In each submenu, registers are organized by categories in the panel on the left.

| Star Register Map Register ma | ap menu 🛛 🗠 | PMIC Config Ø Fur | ctional Safety 🦩 Interrup | ts 🛛 🖗 Status 🛛 📶 MEAS | UREMENT 🛛 🦁 PMIC ID | | | | |
|-------------------------------|------------------------------|-------------------|---------------------------|------------------------|---------------------|----------------|----------------|----------------|--|
| State Functional | Sub menus | | | | | | | | |
| ID Registers | SW_RAMP (0x3A) | Read 0x00 | Write 0x00 | | | | | | |
| Interrupt Registers | | | | | | | | | |
| Fault Management | RESERVED | RESERVED | RESERVED | RESERVED | SW2DVS_RAMP[1] | SW2DVS_RAMP[0] | SW1DVS_RAMP[1] | SW1DVS_RAMP[0] | |
| System Configuration | L | ļ | | L | | | ļ | | |
| Fault Counterr | SW1_CONFIG1 (0x38) Read 0x1C | | Write 0x00 | | | | | | |
| AMUX Control | | | | | | | | | |
| SW1 Control | SW1_UV_BYPASS | SW1_OV_BYPASS | SW1_ILIM_BYPASS | SW1_UV_STATE | SW1_OV_STATE | SW1_ILIM_STATE | RESERVED | SW1_PG_EN | |
| SW2 Control | | | | | | | | | |
| Page Select | SW1_CONFIG2 (0x3C) | Read 0x80 | Write 0x00 | | | | | | |
| | SWILET BEN | | | Register | s content | SW1PHASE[2] | SW1PHASE[1] | SWIPHASE[0] | |
| Pogistors extension | | | | | | | | 01111100200 | |
| Registers categories | SW1_PWRUP (0x3D) | Read 0x00 | Write 0x00 | | | | | | |
| | SW1_SEQ[7] | SW1_SEQ[6] | SW1_SEQ[5] | SW1_SEQ[4] | SW1_SEQ[3] | SW1_SEQ[2] | SW1_SEQ[1] | SW1_SEQ[0] | |
| | SW1_MODE (0x3E) | Read 0x00 | Write 0x00 | | | | | | |
| | RESERVED | RESERVED | SW1_PDGRP[1] | SW1_PDGRP[0] | RESERVED | RESERVED | RESERVED | SW1_RUN_MODE | |
| | SW1_RUN_VOLT (0x3F) | Read 0x00 | Write Out | 0 🗹 | | | | | |
| | VSW1_RUN[7] | VSW1_RUN[6] | VSW1_RUN[5] | VSW1_RUN[4] | VSW1_RUN[3] | VSW1_RUN[2] | VSW1_RUN[1] | VSW1_RUN[0] | |
| | | | | | | | | aaa-044596 | |

The PF5200 has two types of registers. Read-only registers (for example, ID registers) appear with a Read button only. Read/Write registers (for example, Interrupt Registers, Fault Management, etc.) appear with both a Read and a Write button.

Clicking **Select All** checkbox in the bottom left side of the register panel allows you to simultaneously read or write to all of the registers in the window. Clicking **Reset** button switches all of the bits in the registers to 0.



To open a window that shows the name and description of all the bit fields in a register, click the green pen icon above the register.

| SW1_CONFIG2 | (0x3C) | Rea | d 0x80 | | Write 0x00 | | | |
|-------------|--------------------------------|-----------|---------------------|------|--------------------------------|---------------------------------|--|--|
| SW1_FLT_REN | | | ESERVED | F | RESERVED | SW11LIM[1] | | |
| SW1_PWRUP (| NP SW1_C | ONFIG2 (0 | <3C) Bit-Map Dialog | | | × | | |
| SW1_SEQ | SW1_FLT_REN: SW1ILIM [1:0]: | | Regulator disable | ed 💌 | SW1_FLT_REN: SW11LIM [1:0]: | Previous configuration 9.0 A | | |
| SW1_MODE (0 | SW1PHAS | SE [2:0]: | 45° | • | SW1PHASE [2:0]: | 45° | | |

5.2.3.4.2 SW regulators

The SW regulators tab allows you to read and write the parameters related to the SW1 and SW2 regulators. For all graphical panels, register names that appear in blue with a (OTP) suffix are set by OTP and available later in the I^2C register mapping. For example, in the following figure:

VSW_RUN (OTP) is part of OTP and the I²C functional mapping

SW_RUN_MODE: is available only in the I²C functional mapping

KITPF5200FRDMEVM evaluation board

| SW Regulators | | | | | | | | | |
|---------------------|------------------------|------------------|---------------------|------------------------|------------------|--------------------|-------------------------------|--|--|
| | SW1 | | | SW2 | Monitoring | | | | |
| | SW1 Configuration | | | SW2 Configuration | | Voltage Monitoring | | | |
| 1 | Select Value | Register Content | : | Select Value | Register Content | | Select Value Register Content | | |
| VSW1_RUN (OTP) | • | N/V | VSW2_RUN (OTP) | • 0 | N/V | SW1VMON_EN | ✓ N/V | | |
| SW1_RUN_MODE | OFF * | N/V | SW2_RUN_MODE | OFF - | N/V | SW2VMON_EN | ✓ N/V | | |
| SW1PHASE (OTP) | 45° ~ | N/V | SW2PHASE (OTP) | 45° • | N/V | UV_DB | 30 us 🔻 N/V | | |
| SWITH M (OTP) | 904 - | NAZ | SW2ILIM (OTP) | 9.0.4 | NAV | OV_DB | 30 us 👻 N/V | | |
| | 5.0 A | | | 5.0 M | | | | | |
| SWIDVS_RAMP (OTP) | 6.25 mV/us * | N/V | SW2DVS_RAMP (OTP) | 6.25 mV/us * | N/V | | | | |
| SW1_PG_EN (OTP) | | N/V | SW2_PG_EN (OTP) | | N/V | | | | |
| | Fault Event Behaviour | | | Fault Event Behaviour | | | | | |
| | Select Value | Register Content | | Select Value | Register Content | | | | |
| SW1_FLT_REN | Previous configuration | ▼ N/V | SW2_FLT_REN | Previous configuration | ▼ N/V | | | | |
| SW1_ILIM_STATE | SW1 Turns OFF on fault | ▼ N/V | SW2_ILIM_STATE | SW2 Turns OFF on fault | ▼ N/V | | | | |
| SW1_OV_STATE | SW1 Turns OFF on fault | ▼ N/V | SW2_OV_STATE | SW2 Turns OFF on fault | ▼ N/V | | | | |
| SW1_UV_STATE | SW1 Turns OFF on fault | ▼ N/V | SW2_UV_STATE | SW2 Turns OFF on fault | ▼ N/V | | | | |
| SW1_ILIM_BYPASS (OT | P) | N/V | SW2_ILIM_BYPASS (OT | P) | N/V | | | | |
| SW1_OV_BYPASS (OTP) |) | N/V | SW2_OV_BYPASS (OTP |) | N/V | | | | |
| SW1_UV_BYPASS (OTP) | | N/V | SW2_UV_BYPASS (OTP) | | N/V | | | | |
| <u></u> | | | | | | <u></u> | | | |

The SW regulators tab gives the main setting of each switch and monitoring configuration.

5.2.3.4.3 Sequence

The Sequence tab sets up the power up/power down sequence and the switcher slot assignments for the device. The tab has three sections:

- Power down sequencing: allows you to read or write power down sequencing parameters.
- Power up sequencing: allows you to read or write power up sequencing parameters.
- Switcher slot: allows you to read or write the slots assigned to SW1 and SW2.

| 🗰 Register Map 🔿 S | W Regulators 🛛 🛇 Sequer | nce 🛛 🖓 Clock 🖉 PM | IIC Config 🛛 🖗 Functional Safety 🛛 🦻 Interrupts 🛛 🤗 Stat | us 📷 MEASUREMENT 🛛 PMIC ID | | |
|----------------------|---------------------------|-------------------------|--|-------------------------------|--|--|
| Sequence | | | | | | |
| | Power Down Sequencing | | Power Up Sequencing | Switcher Slot | | |
| | Select Value | Register Content | Select Value Register Content | Select Value Register Content | | |
| PWRDWN_MODE (OTP) | Sequential * | Sequential | SEQ_TBASE (OTP) 500 µs 🔻 500 µs | SW1_SEQ (OTP) Slot 1 - Slot 1 | | |
| PGOOD_PDGRP (OTP) | Group 4 👻 | Group 4 | RESETBMCU_SEQ (OTP) Slot 5 - Slot 5 | SW2_SEQ (OTP) Slot 2 Slot 2 | | |
| RESETBMCU_PDGRP (OTP |) Group 4 👻 | Group 4 | PGOOD_SEQ (OTP) OFF 		 OFF | | | |
| GRP4_DLY (OTP) | 120 µs 🔻 | 120 µs | | Write Read | | |
| GRP3_DLY (OTP) | 120 µs 🔹 | 120 µs | Write Read | | | |
| GRP2_DLY (OTP) | 120 µs 👻 | 120 µs | | | | |
| GRP1_DLY (OTP) | 120 µs 👻 | 120 µs | | | | |
| RESETBMCU_DLY (OTP) | No delay 👻 | No delay | | | | |
| SW1_PDGRP (OTP) | Group 4 (turn of first) 💌 | Group 4 (turn of first) | | | | |
| SW2_PDGRP (OTP) | Group 4 (turn of first) 💌 | Group 4 (turn of first) | | | | |
| [| Write Read | | | | | |

5.2.3.4.4 Clock

The Clock tab manages the SYNC pin, switcher clock frequency, and spread spectrum.

The SYNC pin can be used to either output the switcher frequency or to input the frequency synchronization signal. When SYNCOUT_EN is enabled (SYNC pin is output), FSYNC_RANGE (the SYNC pin used as the synchronization pin) is not usable and therefore is not available.

KITPF5200FRDMEVM evaluation board

| 🔤 Register Map | () SW Regulators | \heartsuit | Sequence | ⊘ Clock |
|-----------------|----------------------|--------------|------------|---------|
| Clock | | | | |
| | Clock Managem | ent | | |
| | Select Value | | Register (| Content |
| SYNCOUT_EN (OTP |) Disabled | • | Disabled | |
| FSYNC_RANGE (OT | P) 2000KHz to 2500KH | Hz ₹ | 2000KHz to | 2500KHz |
| FSS_EN (OTP) | Disabled | * | Disabled | |
| FSS_RANGE (OTP) | +/-10% | * | +/-10% | |
| CLK_FREQ (OTP) | 2.250 MHz | * | 2.250 MHz | |
| | Write | ead | | |

5.2.3.4.5 PMIC config

The PMIC config tab allows you to manage values related to various functions such as Watchdog, Thermal Monitoring, etc. The PMIC config tab contains the following windows:

- AMUX: sets values for AMUX_SEL and AMUX_EN
- Selected page: reads the Page register
- Low-power mode: selects the Low-Power mode
- GPO (on PGOOD pin): sets PGOOD low or high
- PWRON: set PWRON values
- **Thermal monitor:** enables/disables the Thermal Monitor and selects whether the thermal monitor is always-on or whether it is turned on once every millisecond.
- VIN Over_Voltage_lockout: enables/disables VIN overvoltage lockout and selects whether an overvoltage triggers an interrupt or a shutdown.
- WD: sets up Watchdog parameters

| 🗱 Register Map 🔘 SW Regulators 🛛 Sequence 🖗 | Clock PMIC Config Functional Safety | 🖗 Interrupts 🛛 Status 🛛 🖼 MEASU | REMENT 🛛 PMIC ID | | | | |
|---|---|--|--|--|--|--|--|
| PMIC Config | | | | Read All Write | | | |
| AMUX | Selected Page | Low Power Mode | GPO(on PGOOD Pin) | | | | |
| Select Value Register Co | ontent Register Content | Select Value Register Con | tent Select Value Register Content | | | | |
| AMUX_SEL Disabled (HiZ) | PAGE Functional Page | LPM_OFF LPM (default) * LPM (default) | RUN_PG_GPO PGOOD low 		 PGOOD low | | | | |
| AMUX_EN AMUX is disabled, PGOOD mode * AMUX is disa | bled, PGOOD mode Read | Write Read | Write Read | | | | |
| Write Read | | | | | | | |
| PWRON | Thermal Mo | rmal Monitor VIN Over_Voltage lockout | | | | | |
| Select Value Register Content | Select Value | Register Content | Select Value | Register Content | | | |
| PWRON_DBNC (OTP) 32 ms = 32 ms | TMP_MON_EN Temp Monitor Enabled (default) | Temp Monitor Enabled (default) | VIN_OVLO_EN (OTP) Enabled | * Enabled | | | |
| PWRON_RST_EN (OTP) Shut down 🔻 Shut down | TMP_MON_AON Thermal monitor is Always on | Thermal monitor is Always on | VIN_OVLO_SDWN (OTP) Device Shutsdown upon a VIN_OVLO | Device Shutsdown upon a VIN_OVLO | | | |
| TRESET (OTP) 2 sec 2 sec | Write | Read | Write Read | | | | |
| Write Read | | | | | | | |
| WD | | | | | | | |
| Select Value Register Co | intent | | | | | | |
| WD_EN (OTP) WD timer Disabled VD timer Dis | sabled | | | | | | |
| WD_DURATION (OTP) 1 ms * 1 ms | | | | | | | |
| WD_CLEAR 0 + 0 | | | | | | | |
| WD_MAX_EXPIRE (OTP) Event on step 1 * Event on step | p 1 | | | | | | |
| WD_MAX_CNT (OTP) 1 Event • 1 Event | | | | | | | |
| WD_EVENT_CNT 0 * 0 | | | | | | | |
| Write Read | | | | | | | |

5.2.3.4.6 Functional Safety

The Functional Safety tab manages ABIST, functional safety fault, self-test status, and secure I^2C .

KITPF5200FRDMEVM evaluation board

In ASIL-B, an exhaustive list of bits is available only in the I²C functional registers.



5.2.3.4.7 Interrupts

The Interrupts tag displays interrupts by category and allows you to clear or mask selected interrupts.

| I Register | Map (| D SW Regula | ators | Ø Sequence | Clock | PMIC | Config 🤄 ତ | Functio | onal Safety | <pre></pre> | ⊘ Statu | is and ME. | ASUREM | IENT 🦁 PI | AIC ID | | | |
|--------------|--------------------|----------------|-------|------------|-----------|------------------|-------------|---------|-------------|-------------|-------------|-------------|--------|-----------------------------|----------|--------------|-------------|------------|
| Interrupt Co | ninguration SW: | l Interrunti | ons | | | SW2 | Interrupt | ions | | Thormal | | | | Miscellenaous Interruptions | | | | |
| | IT Status | Clear IT | Mask | Sense | | IT Status | Clear IT | Mask | Sense | | Π Status | Clear IT | Mask | Sense | | IT Status | Clear IT | Mask Sense |
| SW1_MODE | | | | | SW2_MODE | | | | | THERM_95 | | | • | | VIN_OVLO | | | ✓ |
| SW1_ILIM | | | • | | SW2_ILIM | | | • | | THERM_110 | | | • | | PGOOD | | | ✓ |
| SW1_UV | | | • | | SW2_UV | | | V | | THERM_125 | | | V | | PWRDN | | | ✓ |
| SW1_OV | | | ✓ | | SW2_OV | | | ✓ | | THERM_140 | | | • | | PWRUP | | V | ✓ |
| | | | | | | | | | | THERM_155 | | | V | | CRC | | | ✓ |
| | | | | | | | | | | FSYNC_FLTe | | | V | | FREQ_RDY | | | v |
| | | | | | | | | | | | | | | | SDWN | | | v |
| | Vrite | Read | Pr | | v | Vrite | Read | Po | | | rite | Read | Po | al I | | Write | Read | Poll |
| | inte j | ricuu | | | | | Ticau | | | | | Redd | | | | | nedu | |
| | п | PWRON Clear | Mad | k Sonso | S | ystem In Flag | terrupts | | | | | | | | | | | |
| | Stat | us IT | mus | | | Status | | | | | | | | | | | | |
| PWRON_PUS | н 📃 | | ✓ | • | STATUS1_I | | | | | | | | | | | | | |
| PWRON_REL | | | ✓ | | STATUS2_I | | | | | | | | | | | | | |
| PWRON_1S | | | ✓ | | MODE_I | | | | | | | | | | | | | |
| PWRON_2S | | | ✓ | | ILIM_I | | | | | | | | | | | | | |
| PWRON_3S | | | ✓ | | UV_I | | | | | | | | | | | | | |
| PWRON_4S | | | ✓ | | OV_I | | | | | | | | | | | | | |
| PWRON_8S | | | ✓ | | PWRON_I | | | | | | | | | | | | | |
| BGMON | | | ✓ | | EWARN_I | | | | | | | | | | | | | |
| | Vrite | Read | Po | oll I | F | tead | Poll | | | | | | | | | | | |

5.2.3.4.8 Status

The Status tab displays the status of selected functions and allows you to modify their associated values. The tab provides status on the following:

- Fail-safe Transition Event: allows you to read or clear Fail-safe hard-fault flags
- **OTP Mirror Check:** allows you to read and modify mirror register test flags
- WD: allows you to read and modify the Watchdog expiration counter
- Fault: allows you to read and modify the fault counter bit field and to enable/disable the max fault counter

| III Register Map | () SW Regulators | rs 🛛 Sequence 🖾 Clock 🕲 PMIC Config 🖾 Functional Sa | | | | fety 🧳 Interrupts | ⊘ Status | MEASUREN | MENT 🛛 🖓 PM | IC ID | |
|---|------------------|---|--|---|--|--------------------------|-----------------------------|--------------|-------------------------|---------------------------------|---|
| Status | | | | | | | | | | | |
| Fail Safe T | ransition Event | | OTP Mirror Check | | | WD | | | Fault | | |
| Status PU_FAIL WD_FAIL REG_FAIL TSD_FAIL Write | Write 1 to Clear | TRIM_NOK OTP_NOK | Select Value Mirror Trim Mirror Funct Write | B Regis OK T Mirror Ional OK T Mirror Read | ster Content r Trim OK r Functional OK | Selec WD_EXPIRE_CNT 0 | t Value Regi ▼ 0 Read | ster Content | FAULT_CNT FAULT_MAX_ | Se 0 CNT (OTP) D Write | elect Value Register Content • 0 isabled • Disabled • |

5.2.3.4.9 PMIC ID

The PMIC tab provides basic information regarding the device. It contains three sections:

- **Device ID:** shows the device family and indicates whether the part is trimmed ASIL B or QM.
- Silicon ID: shows the revision level of the silicon layers.
- **OTP ID:** shows the OTP version burned in the part.

| PMIC ID | | | | |
|--------------------------|-------------------|------------------|--|--|
| Device ID | Silicon ID | OTP ID | | |
| Register Content | Register Content | Register Content | | |
| DEVICE_FAM PF5200 Family | FULL_LAYER_REV 0 | PROG_ID (OTP) 13 | | |
| DEVICE_ID PF5200 ASIL B | METAL_LAYER_REV 1 | | | |
| Read | Read | Read | | |

6 Setting up and running the KITPF5200FRDMEVM

6.1 Setting up the KITPF5200FRDMEVM

The procedure for setting up the KITPF5200FRDMEVM board is as follows:

1. Make sure that the board has the jumper's configured in their default positions as shown in <u>Figure 7</u>. The default configuration enables the board to be fully controlled by the FRDM-KL25Z and the GUI.



Figure 7. KITPF5200FRDMEVM default jumper configuration

- 2. Connect the power supply to J1 (VIN) and J4 (GND). The power supply should be set to an initial value of 5.0 V and current limited to 8.0 A.
- 3. Verify that the FRDM-KL25Z board is firmly mounted to the KITPF5200FRDMEVM board. Also, make sure that the USB cable between the FRDM-KL25Z and the PC is securely connected. This connection is critical because the USB port not only serves as a communication channel between the PC and the FRDM-KL25Z board, but also provides voltages and references to some onboard circuits and generates the VDDIO reference for the IC.

KITPF5200FRDMEVM evaluation board

6.2 Connecting the PF5200 to the GUI

The procedure for connecting the PF5200 to the GUI is as follows:

1. Click the Windows icon at the bottom left of the screen and select NXPGUI icon to open the GUI.

| | NXPGUI_Dev | ^ |
|---|-------------|---|
| ~ | NXPGUI_Dev | |
| Ö | 6 Uninstall | |
| Ċ | Website | |

2. When the GUI opens, the Kit Selection window appears. Select PF5200 and click **OK**. Note: If the File menu shows a check mark next to the "Do not display GUI Kit selection at Start" item, the Kit Selection window does not appear at start-up.

| Ne Kit Select | Kit Selection X | | | | | | | | |
|----------------------------------|--|---|--|--|--|--|--|--|--|
| Select the ki Kit and Devices | Select the kit,on board device(s), target MCU and USB interface Kit and Devices | | | | | | | | |
| FS2 | 26 | • | | | | | | | |
| ▼ KITFS56 | 00 | | | | | | | | |
| FSS | 5600 | | | | | | | | |
| ▼ KITFS86 | 00 | | | | | | | | |
| FS8 | 3600 | | | | | | | | |
| ▼ KITPF52 | 00 | | | | | | | | |
| PF | 5200 | | | | | | | | |
| ▼ KITPF8x | | - | | | | | | | |
| A kit for NXP P | MIC evaluation | | | | | | | | |
| Advanced Setti | ngs | | | | | | | | |
| Feature Set | debug-i2c | | | | | | | | |
| Target MCU | FRDM-KL25Z | | | | | | | | |
| USB Interface | usb-hid | | | | | | | | |
| Use this co | nfiguration and Donot ask again! OK Cancel | | | | | | | | |

 In the bar at the bottom of the window, the State message should display "DISCONNECTED". This indicates that the USB cable is plugged in but communication has not yet been established between the FRDM-KL25Z and the

KITPF5200FRDMEVM evaluation board

PF5200. If the USB cable is not plugged in, the State message displays "NOT DETECTED".



4. To establish communication between the FRDM- KL25Z and the PF5200 and allow the GUI to take control, click **Start** in the upper left corner.



 When the GUI gains control, the PF5200 header text in the upper left corner changes from red to green. The State indicator in the bottom left displays CONNECTED and initial events appear in the Log Window.



6.3 Programing a TBB operation

The Try Before Buy (TBB) operation allows you to create and test a preliminary version of a desired configuration in the mirror registers prior to submitting the configuration to the OTP fuse burning process. The TBB configuration is activated in the PF5200 as soon as PWRON goes active (assuming VIN is above VIN_UV).

1. To configure the mirror registers, use the Script tool (see <u>Section 5.2.3.3.2 "Script"</u>) to load and execute the TBB script file. In the bar at the bottom of the Script Command

Window, click **OPEN** to load the TBB script file into the Script Command Window. Note that the script file must have a "PF5200" prefix. You can also copy and paste the script file in <u>Section 6.5 "OTP script example"</u> as a trial operation.

2. To execute the TBB script, click **RUN** in the bar at the bottom of the Script Command Window.



3. When the script execution completes, the Script panel appears as shown below. The Script Command Window displays the TBB script and Script Results Window shows the results after execution. The FRDM-KL25Z automatically controls the TBBEN and PWRON pins, so no further action is required on your part.

| Script Commands Window | Script Results Window |
|--|---|
| <pre>//PFS20 - OTP Edkor //PFS20 - OTP Edkor //Device Type / PFS200 - ASUB //OT 10 : 86 //Dat Marking : PFS200 - MRMBBESS //Datamer : [Company Name] SET_DPIN:PFS200 - TBBEN:high //MAIN_OTP SET_EDEPISSOM_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CTRL:hoo0 SET_EG:PFS200.M_OTP:OTP_ID:CRL:hoo0 SET_EG:PF</pre> | OK: Set Digital Pin: SET_DPIN_PWRON: 0 OK: Set Digital Pin: SET_DPIN_TBEN: 1 OK: Write Register: 0TP_CTL1: 0:00 OK: Write Register: 0TP_CTL1: 0:00 OK: Write Register: 0TP_CTL3: 0:00 OK: Write Register: 0TP_CTL3: 0:00 OK: Write Register: 0TP_VIN_CONTER: 0:00 OK: Write Register: 0TP_VIN_UC_CONTER: 0:00 OK: Write Register: 0TP_SVI_VOLT: 0:02 OK: Write Register: 0TP_SVI_VOLT: 0:02 OK: Write Register: 0TP_SVI_CONTER: 0:00 OK: Write Register: 0TP_SVI_CONTER: 0 |
| RUN LOOP L COPEN CLEAR ? | SAVE OPEN |

At this point, the PGOOD and RESETBMCU LEDs should be lit on the KITPF5200FRDMEVM board, indicating that the PGOOD and RESETBMCU pins have been released.

As a cross-check, open the Access tool and check the fields in the SW Regulators tab. If the operation completed without problems, all fields should appear as expected.

KITPF5200FRDMEVM evaluation board

| Window 🛛 🕄 | | (D) and the | 0. | 0 | @ | Q | a | 0 | J | O | | | |
|--|-----------------------|------------------------|------------------|-------------------------|---------------------|-----------------------|---------------|--------------|--|---------------------|--------------------|--------------|---------------------------|
| r Messeges 👻 🛃 🕨 | III Register Hap | O SW Regulators | Sequence | @ Clock | LOS PHOC Config | Functional Safety | 9 Interrupts | Status | Zin MEASUREMENT | O PHICID | | | |
| 5200 DINT STATUST-0x04IR-0x10 | SW Regulators | | | | | | | | | | | | Read All W |
| 5200 [INT_MASK1:0x05]R:0xfb | | | SW1 | | | | | SW | 2 | | | Norit | ering |
| 5200 [INT_SENSE1:0x06]R:0x00 5200 [PWRON_INT-0x15]R-0x00 | | | 111 Conferentian | | | | | Dia conf | | | | | |
| 200 [PWRON_MASK:0x16IR:0xff | | | wi competition | | | | | 5472 (0011 | formeron. | | Voltage Horitoring | | |
| 00 [PWRON_SENSE:0x17]R:0x01 | | Select Value | Regist | er Content | | | Select Value | | Register Content | | | Select Value | Register Content |
| 200 [SY5_INT:0x19]R:0x00 | VEWL RUN (OTP) | 0.60000 V | ▼ 0.60000 V | | | VEW2 BUN (OTP) | 1.30000 V | * | 1.10000 V | | SW1VMON_EN | \checkmark | Voltage monitor is Enable |
| 200 [SET_DPIN_PWRON] W :0 | | | | | | | | | | | SWOMON EN | | Voltana monitor is Enable |
| 200 IPAGE SELECT:0x531W:0x01 | SW1_RUN_MODE | PWH | * PWM | | | SW2_RUN_MODE | PWM | * | PWH | | | | to approve to the second |
| 200 [OTP_I2C:0x#0]W:0x00 | | Les. | | | | | [| | | | UV_08 | 30 un 🐨 | 30 us |
| 200 [OTP_CTRL1:0xa1]W:0x00 | SWINHASE (OTP) | 45* | 450 | | | SW2/HASE (01P) | 49* | • | 45* | | | - | |
| 00 (OTP_CTRL2:0xa2)W0x00 | SWIILIN (OTP) | 9.0 A | - 90 A | | | SW28LIM (OTP) | 30A | * | 5/0 A | | 00,06 | 30 68 + | 30.08 |
| 00 LOTE FREQ CTRL:0xa4/W:0x00 | | | | | | | | | | | | | |
| 200 [OTP_PWRON:0xa5]W:0x00 | SW1DVS_RAMP (OTP) | 6.25 mV/us | ▼ 6.25 mV/u | | | SW2OVS_RAMP (OTP) | 6.25 mil/us | * | 6.25 mV/cs | | | | |
| 00 [OTP_WD_CONFIG:0xa6]W:0x00 | OWN DO EN (OTD) | | Para (Mor | is not able to set or a | dear the PGOOD rule | SW2 PG EV (OTE) | | | Participations is most while to past our | dear the PSOOD oils | | | |
| 200 [OTP_WD_EXPIREItika7]W-0x00 | | | | | | and don't any | | | | | | | |
| 200 FOTP FAULT COUNTERS:0xx01W:0 | | | | | | | | | | | | | |
| 200 [OTP_FAULT_TIMERS:0xaa]W:0x20 | | Fault Event Behaviour | | | | Fault Event Behaviour | | | | | | | |
| 5200 [OTP_PWRDN_DLY1:0xab]W:0x00 | | Select Value | Re | gister Content | | | Select Valu | • | Register Content | | | | |
| 100 [OTP_PWRDN_DLY20xac/W0x00 100 [OTP_PWRDP_CTRI-0cad04-0c00 | SW1 FLT REN | Previous configuration | Y Previo | out configuration | | SW2 FLT REN | Previous cont | fouration | Previous configuration | | | | |
| 00 FOTP RESETBMCU PWRUP.0xael | | | | | | | | | _ | | | | |
| 200 [OTP_PGOOD_PWRUP:0xaf]W:0x00 | SW1_ILIM_STATE | SW1 Turns OFF on fa | vit 🔻 SW1 | Turns OFF on fault | | SW2_ILIM_STATE | SW2 Turns O | FF on fault | SW2 Turns OFF on fault | | | | |
| 200 [OTP_SW1_VOLT:0x60]W:0x20 | | | | | | | | | | | | | |
| 200 [OTP_SW1_PWR0P10001]W1004 | SW1_OV_STATE | SWI Turns OPP on fa | ut • SW1 | Turns OPP on Nult | | SW2_OV_STATE | SW2 Turns O | iff on fault | * SW2 Turns OPP on fault | | | | |
| 200 [OTP_SW1_CONFIG2:0xb3]W:0x00 | SW1 UV STATE | SW1 Turns OFF on fa | ut 🔻 swi | Turns OFF on fault | | SW2 UV STATE | SW2 Turns O | iff on fault | * SW2 Turns OFF on fault | | | | |
| 200 [OTP_SW2_VOLT:0xb4]W:0x70 | | | | | | | | | | | | | |
| 200 [OTP_SW2_PWRUP:0xb5]W:0x08 | SW1_ILIM_BYPASS (OTP) | | 1LIM | protection enabled | | SW2_ILIN_BYPASS (OTP) | | | ILIM protection enabled | | | | |
| 200 [OTP_SW2_CONFIG1:0x66]W:0x00 | SW1_OV_BYPASS (OTP) | | OV pr | otection enabled | | SW2_OV_BYPASS (OTP) | | | OV protection enabled | | | | |
| CONCIDENT OF EVENESSION AND ADD TO CONCIDENT | | | | | | | | | | | | | |

6.4 **Programming an OTP operation**

The PROG tool (<u>Section 5.2.3.3.3 "Prog"</u>) is used to execute the OTP script and burn the PF5200 fuses. The OTP script can be the same one created and tested in <u>Section 6.3</u> "<u>Programing a TBB operation</u>". There is no need to create another file specifically for OTP. Like the TBB file, the OTP file must have "PF5200" as the prefix.

Part Requirement:

A PF5200 device can be burned only once. Make sure that the socket contains a device that has not yet been burned before starting the burn process. To do so, open the PROG tool and check the flags in the Sector Flags section. If the SECT_BE0, SECT_WP0, and CRC_OK0 flags are set at 0 (blue), the device is empty and capable of being burned. Once the part is burned, all sectors flags are set to 1 (orange).



PF5200 Programming interface (empty part shown here)

Programing procedure:

- 1. Insert the part into the socket.
- 2. Plug in the USB cable and connect the power supply.
- 3. Load the TBB file.
- 4. Click Program.

Two pop-up windows appear. Follow the instructions in the pop-ups:

- The first pop-up instructs you to apply 8.0 V on TP12. When done, the blue LED on the board lights up.
- When the burn process completes successfully, the second pop-up instructs you to remove the 8.0 V on TP12.

6.5 OTP script example

This section contains an example of a complete OTP script that can be load and executed. //PF5200 - OTP Editor //file generated on lun. janv. 18 21:22:32 2021 //Device Type : PF5200-ASILB //OTP ID : B6 //Part Marking : PPF5200AMBB6ES //Customer : [Company Name] SET DPIN:PF5200:PWRON:low SET DPIN:PF5200:TBBEN:high //MAIN OTP SET REG:PF5200:M OTP:OTP I2C:0x00 SET REG:PF5200:M OTP:OTP CTRL1:0x00 SET REG:PF5200:M OTP:OTP CTRL2:0x00 SET REG:PF5200:M OTP:OTP CTRL3:0x00 SET REG:PF5200:M OTP:OTP FREQ CTRL:0x00 SET_REG:PF5200:M_OTP:OTP_PWRON:0x00 SET REG:PF5200:M OTP:OTP WD CONFIG:0x00 SET REG:PF5200:M OTP:OTP WD EXPIRE:0x00 SET REG:PF5200:M OTP:OTP WD COUNTER:0x00 SET REG:PF5200:M OTP:OTP FAULT COUNTERS:0x40 SET REG:PF5200:M OTP:OTP FAULT TIMERS:0x20 SET REG:PF5200:M OTP:OTP PWRDN DLY1:0x00 SET_REG:PF5200:M_OTP:OTP_PWRDN_DLY2:0x00 SET REG:PF5200:M OTP:OTP PWRUP CTRL:0x00 SET REG:PF5200:M OTP:OTP RESETBMCU PWRUP:0x0b SET REG:PF5200:M OTP:OTP PGOOD PWRUP:0x00 SET REG:PF5200:M OTP:OTP SW1 VOLT:0x20 SET REG:PF5200:M OTP:OTP SW1 PWRUP:0x04 SET REG:PF5200:M OTP:OTP SW1 CONFIG1:0x00 SET REG:PF5200:M OTP:OTP SW1 CONFIG2:0x00 SET REG:PF5200:M OTP:OTP SW2 VOLT:0x70 SET REG:PF5200:M OTP:OTP SW2 PWRUP:0x08 SET_REG:PF5200:M_OTP:OTP_SW2_CONFIG1:0x00 SET REG:PF5200:M OTP:OTP SW2 CONFIG2:0x00

UM11723

KITPF5200FRDMEVM evaluation board

- SET_REG:PF5200:M_OTP:OTP_OV_BYPASS1:0x00
- SET REG:PF5200:M OTP:OTP UV BYPASS1:0x00
- SET_REG:PF5200:M_OTP:OTP_ILIM_BYPASS1:0x00
- SET_REG:PF5200:M_OTP:OTP_PROG_IDH:0x00
- SET_REG:PF5200:M_OTP:OTP_PROG_IDL:0x00
- SET_REG:PF5200:M_OTP:OTP_DEBUG1:0x00
- SET_REG:PF5200:M_OTP:OTP_SW_COMP1:0x00
- SET_REG:PF5200:M_OTP:OTP_SW_RAMP:0x00
- //SET CRC VALUES
- SET_REG:PF5200:OTP_PAGE2:FCMD:0xA5
- SET_REG:PF5200:OTP_PAGE2:FCMD:0xA4
- SET_DPIN:PF5200:TBBEN:low
- SET_DPIN:PF5200:PWRON:high

7 References

- [1] PF5200 detailed information on PF5200, Dual-Channel PMIC for Automotive Applications 2 High Efficient LVBUCK, Fit for ASIL B Safety Level <u>http://www.nxp.com/PF5200</u>
- [2] KITPF5200FRDMEVM detailed information on this board, including documentation, downloads, and software and tools <u>http://www.nxp.com/KITPF5200FRDMEVM</u>
- [3] NXP GUI for Automotive PMIC Families Software GUI for NXP's Automotive PMIC products https://www.nxp.com/PMIC-GUI-SW

UM11723

KITPF5200FRDMEVM evaluation board

8 Legal information

8.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

8.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used

by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security - Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

8.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

49 / 51

KITPF5200FRDMEVM evaluation board

Tables

| Tab. 1. | Revision history | 2 |
|---------|------------------------------|----|
| Tab. 2. | Jumper or switch functions | 6 |
| Tab. 3. | VIN connector (J1 / J4) | 7 |
| Tab. 4. | SW1OUT and SW2OUT connectors | 7 |
| Tab. 5. | PWRON_SEL switch (SW1) | .7 |
| Tab. 6. | TBBEN_SEL jumper (J9) | 7 |

| Tab. 7. | VIN_IC jumper (J10) | |
|----------|------------------------|---|
| Tab. 8. | PWRON_SEL jumper (J12) | 8 |
| Tab. 9. | VDDIO_EN jumper (J14) | 8 |
| Tab. 10. | VDDIO_SEL jumper (J16) | 8 |
| Tab. 11. | PGOOD_SEL jumper (J22) | 8 |

Figures

| Fig. 1. | Evaluation board featured component | |
|---------|-------------------------------------|----|
| | locations | 6 |
| Fig. 2. | Power and Regulators LED indicators | 9 |
| Fig. 3. | Test points | 10 |
| Fig. 4. | Framework window | 19 |

| Fig. 5. | Mirror - Configuration tab | |
|---------|---------------------------------|----|
| Fig. 6. | OTP tool main panel sections | 31 |
| Fig. 7. | KITPF5200FRDMEVM default jumper | |
| | configuration | 42 |