User guide



Important Notice

NXP provides the enclosed product(s) under the following conditions:

This evaluation kit is intended for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by simply connecting it to the host MCU or computer board via off-the-shelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The goods provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end product incorporating the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

Should this evaluation kit not meet the specifications indicated in the kit, it may be returned within 30 days from the date of delivery and will be replaced by a new kit.

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typical, must be validated for each customer application by customer's technical experts.

NXP does not convey any license under its patent rights nor the rights of others. NXP products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the NXP product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use NXP products for any such unintended or unauthorized application, the Buyer shall indemnify and hold NXP and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges NXP was negligent regarding the design or manufacture of the part.



1 Introduction

This document is the user guide for the PF7100 evaluation boards, intended for the engineers involved in the evaluation, design, implementation, and validation of multichannel power management integrated circuit PF7100.

The scope of this document is to provide the user with information to evaluate the multichannel power management integrated circuit PF7100. This document covers connecting the hardware, installing the software and tools, configuring the environment and using the kit.

The evaluation board provides full access to all the features in the PF7100 device.

2 Finding kit resources and information on the NXP web site

NXP Semiconductors provides online resources for evaluation boards and its supported device(s) on http://www.nxp.com.

The information page for evaluation boards are at http://www.nxp.com/KITPF7100FRDMEVM. The information page provides overview information, documentation, software and tools, parametrics, ordering information and a Getting Started tab. The Getting Started tab provides quick-reference information applicable to these evaluation boards, including the downloadable assets referenced in this document.

2.1 Collaborate in the NXP community

The NXP community is for sharing ideas and tips, ask and answer technical questions, and receive input on just about any embedded design topic.

The NXP community is at <u>http://community.nxp.com</u>.

3 Getting ready

Working with these evaluation boards requires the kit contents, additional hardware and a Windows PC workstation with installed software.

3.1 Kit contents

- Assembled and tested evaluation board and preprogrammed FRDM-KL25Z microcontroller board in an anti-static bag
- USB-STD A to USB-B-mini cable
- Quick Start Guide

3.2 Additional hardware

In addition to the kit contents, the following hardware is necessary or beneficial when working with this kit.

• Power supply with a range of 3.0 V to 5.0 V and a current limit set initially to 1.0 A (maximum current consumption can be up to 7.0 A)

3.3 Windows PC workstation

This evaluation board requires a Windows PC workstation. Meeting these minimum specifications should produce great results when working with this evaluation board.

• USB-enabled computer with Windows 7, Windows 8, or Windows 10

3.4 Software

Installing software is necessary to work with this evaluation board. All listed software is available on the evaluation board's information page at <u>http://www.nxp.com/</u> <u>KITPF7100FRDMEVM</u> or from the provided link.

Software package NXP_GUI_PR_revision.zip contains:

- KL25Z firmware files
- PF7100 NXPGUI Setup
- OTP mirror register read script

4 Getting to know the hardware

The NXP analog product development boards provide an easy-to-use platform for evaluating NXP products. The boards support a range of analog, mixed-signal and power solutions. They incorporate monolithic integrated circuits and system-in-package devices that use proven high-volume technology. NXP products offer longer battery life, a smaller form factor, reduced component counts, lower cost and improved performance in powering state-of-the-art systems.

4.1 Kit overview

The customer evaluation board features the PF7100 power management IC. The kit integrates all hardware needed to fully evaluate the PMIC. The PF7100 on the board is without OTP pre-programmed, allows the user to define the OTP configuration for the device.

It integrates a communication bridge based on the FRDM-KL25Z freedom board to interface with the NXPGUI software, to fully configure, and control the PF7100 PMIC.

4.1.1 Evaluation board features

Buck regulators

- SW1, SW2, SW3, SW4, 0.4 V to 1.8 V; 2500 mA; 2 % accuracy and dynamic voltage scaling and single, dual, triple or quad-phase configuration
- SW5; 1.0 V to 4.1 V; 2500 mA; 2 % accuracy
- Configurable VTT termination mode on SW3
- Programmable current limit
- Spread-spectrum and manual tuning of switching frequency

LDO regulators

- 2x LDO regulator 0.8 V to 5.0 V, 400 mA: 3 % accuracy with optional load switch mode
- Selectable hardware/software control on LDO2

RTC supply VSNVSs

KITPF7100FRDMEVM evaluation board

- VSNVS1, 1.8 V/3.0 V/3.3 V, 10 mA
- VSNVS2, 0.8 V/0.9 V/1.8 V, 10 mA

System features

- 2.5 V to 5.5 V operating input voltage range
- USB to I²C communication via the FRDM-KL25Z interface
- Selectable hardwire default PMIC configuration or OTP/TBB operation
- Fast mode I²C communication at 400 kHz (high-speed operation supported by PMIC)
- Advance system monitoring/diagnostic via PMIC and/or system AMUX
- Master/slave interface connector
- Onboard I/O regulator with 1.8 V/3.3 V selectable output voltage

4.2 Kit featured components

Figure 2 identifies important components on the board.

KITPF7100FRDMEVM evaluation board



- 1. FRDM-KL25Z Freedom board connector
- 2. PF7100 PMIC
- 3. SW1, SW2, SW3, and SW4 power connector
- 4. SW5 power connector
- 5. LDO and VSNVS power connector
- 6. Input power banana jack
- 7. External analog multiplexer
- 8. PMIC I/O test points
- 9. Analog supplies test points
- 10. 1.8 V/3.3 V external LDO regulator
- 11. Master/slave interface connector
- 12. PWRON button
- 13. IO LED indicator

Figure 2. Evaluation board featured component locations

4.2.1 PF7100: 7-channel power management integrated circuit for high performance applications

4.2.1.1 General description

The PF7100 family of devices feature power management integrated circuit (PMIC) designed for high performance i.MX 8 applications. It features five high-efficiency buck converters and two linear regulators for powering the processor, memory and miscellaneous peripherals.

Built-in one time programmable memory stores key startup configurations, drastically reducing external components typically used to set output voltage and sequence of external regulators. Regulator parameters are adjustable through high-speed I²C after start up offering flexibility for different system states.

4.2.1.2 Features

- · Five high-efficiency buck converters
- Two linear regulators with load switch options
- Two VSNVS regulators for RTC supply
- Watchdog timer/monitor
- · Monitoring circuit developed in compliance with ASIL B process
- One time programmable device configuration
- 3.4 MHz I²C communication interface
- 48-pin 7 x 7 QFN package

4.3 Schematic, board layout, and bill of materials

The board layout and bill of materials for the evaluation board are available at <u>http://www.nxp.com/KITPF7100FRDMEVM</u>.



KITPF7100FRDMEVM evaluation board



KITPF7100FRDMEVM evaluation board



KITPF7100FRDMEVM evaluation board



4.4 Default jumper configurations

Table 1. Evaluation board jumper descriptions

Name	Default	Description
J1, J2, J5, J6	—	Freedom board interface
J3	_	 Master/slave connector Odd row is connected directly to pins in the Master board Even row is used to connect a slave board signal Interface connection is made via shunt resistors R1 to R11
J7	2-3 shorted	 Select PMIC VIN supply 1-2 → From Freedom board P5V_USB (used only for demo functional operation, no loading capability in this operation mode) 2-3 → From main board VIN node
J11	Shorted	Connects LDO1IN to main board VIN node
J12	1-2 shorted	Selects the external LDO voltage • $1-2 \rightarrow 3.3 \text{ V}$ • $2-3 \rightarrow 1.8 \text{ V}$

UM11487 User guide © NXP B.V. 2020. All rights reserved.

KITPF7100FRDMEVM evaluation board

Name	Default	Description
J14	Open	LDO2EN pin control • 1-2 → LDO2EN pin pulled low • 2-3 → LDO2EN pin pulled high • Open → full MCU control with no pull-up
J15	Shorted	Enables the PGOOD green LED
J20	2-3 shorted	 Selects PF7100 default register configuration 1-2 → OTP mode 2-3 → Hardwire mode
J21	Open	 Enables TBB mode 1-2 → TBB mode disabled 2-3 → TBB mode enabled Open → MCU has control of this pin
J22	1-2 shorted	 Selects VDDIO supply 1-2 → VDDIO is supplied by external LDO regulator 2-3 → VDDIO is supplied by LDO1
J25	Open	 Selects STANDBY pin voltage level 1-2 → STANDBY pulled up to VDDIO 2-3 → STANDBY pin low Open → STANDBY pin controlled by MCU
J26	2-3 shorted	Controls PWRON pull-up source • 1-2 → PWRON pulled up to VSNVS1 • 2-3 → PWRON pulled up to VIN • Open → full MCU control with no pull-up
J27	2-3 shorted	Selects pull up for FSOB pin • 1-2 → FSOB pulled up to VDDIO • 2-3 → FSOB pulled up to VIN
J28	Shorted	Enables the FSOB red LED
J29	Open	Pulls down PWRON pin to ground
J30	2-3 shorted	 VSELECT pin control 1-2 → VSELECT pin pulled low 2-3 → VSELECT pin pulled to VDDIO Open → full MCU control with no pull-up
J31	Shorted	Connects LDO2IN to main board VIN node
J32	Shorted	PWRON connection from PMIC to MCU
J33	Shorted	STANDBY connection from PMIC to MCU
J39	Shorted	Enables the PWRON green LED

4.5 Test points

Table 2. Evaluation board test point descriptions

Name (label)	Signal name	Description
Ground test points		
TP1, TP11, TP16, TP51 (GND)	GND	Ground plane test points
Digital I/O signal		
TP2 (PGOOD)	PGOOD	Connected to pin 38 (PGOOD) on PMIC
TP3 (FSOB)	FSOB	Connected to pin 36 (FSOB) on PMIC
TP4 (SDA)	SDA1	Connected to pin 10 (SDA) on PMIC. Main system I^2C bus.

© NXP B.V. 2020. All rights reserved.

KITPF7100FRDMEVM evaluation board

Name (label)	Signal name	Description
TP5 (SCL)	SCL1	Connected to pin 11 (SCL) on PMIC. Main system I ² C bus.
TP6 (STANDBY)	STANDBY	Connected to pin 33 (STANDBY) on PMIC
TP7 (PWRON)	PWRON	Connected to pin 34 (PWRON) on PMIC
TP8 (SYNCOUT)	SYNCOUT	Connected to pin 2 (SYNCOUT) on PMIC
TP9 (SYNCIN)	SYNCIN	Connected to pin 5 (SYNCIN) on PMIC
TP10 (INTB)	INTB	Connected to pin 37 (INTB) on PMIC
TP12 (RESETBMCU)	RESETBMCU	Connected to pin 35 (RESETBMCU) on PMIC
TP24 (LDO2EN)	LDO2EN	Connected to pin 4 (LDO2EN) on PMIC
TP52 (EWARN)	EWARN	Connected to pin 3 (EWARN) on PMIC
TP53 (WDI)	WDI	Connected to pin 1 (WDI) on PMIC
TP62 (TBBEN)	TBBEN	Connected to pin 32 (TBBEN) on PMIC
TP65 (VSELECT)	VSELECT	Connected to pin 48 (VSELECT) on PMIC
TP80 (XFAILB)	XFAILB	Connected to pin 17 (XFAILB) on PMIC
TP84 (XINTB)	XINTB	Connected to pin 13 (XINTB) on PMIC
Analog signals	1	
TP13 (P5V_USB)	P5V_USB	Connected to J6 pin 10 connects to Freedom board P5V_ USB
TP15 (VSNVS1)	VSNVS1	Connected to pin 23 (VSNVS1) on PMIC
TP17 (P3V3_FRDM)	P3V3_FRDM	Connected to J6 pin 4/8 connects to Freedom board P3V3
TP22 (V1P5D)	V1P5D	Connected to pin 28 (V1P5D) on PMIC
TP23 (VIN_PIN)	VIN_PIN	Connected to pin 27 (VIN) on PMIC
TP25 (V1P5A)	V1P5A	Connected to pin 24 (V1P5A) on PMIC
TP26 (VDDIO)	VDDIO	Connected to pin 9 (VDDIO) on PMIC
TP54 (VREG)	VREG	1.8 V or 3.3 V external regulator output
TP63 (VDDOTP)	VDDOTP	Connected to pin 8 (VDDOTP) on PMIC
TP64 (AMUX)	AMUX	Connected to pin 25 (AMUX) on PMIC
TP83 (VSNVS2)	VSNVS2	Connected to pin 22 (VSNVS2) on PMIC
LDO test points	1	
TP19 (LDO2OUT)	LDO2OUT	Power path for the LDO2 output
TP21 (LDO1OUT)	LDO10UT	Power path for the LDO1 output
TP57	LDO2OUT sense	LDO2 output sense path. Connected directly to pin 18 (LDO2OUT) on PMIC.
TP58	LDO1OUT sense	LDO1 output sense path. Connected directly to pin 15 (LDO1OUT) on PMIC.
TP59	LDO1IN sense	LDO1 input sense path. Connected directly to pin 20 (LDO1IN) on PMIC.
TP81	LDO2IN sense	LDO2 input sense path. Connected directly to pin 19 (LDO2IN) on PMIC.
Switching regulator test	points	
TP66	SW1IN sense	SW1 input sense path. Connected directly to pin 39 (SW1IN) on PMIC.
TP67	SW2IN sense	SW2 input sense path. Connected directly to pin 42 (SW2IN) on PMIC.

UM11487 User guide © NXP B.V. 2020. All rights reserved.

KITPF7100FRDMEVM evaluation board

Name (label)	Signal name	Description
TP68	SW3IN sense	SW3 input sense path. Connected directly to pin 43 (SW3IN) on PMIC.
TP69	SW4IN sense	SW4 input sense path. Connected directly to pin 46 (SW4IN) on PMIC.
TP70	SW5IN sense	SW5 input sense path. Connected directly to pin 15 (SW5IN) on PMIC.
TP73	SW1OUT sense	SW1 output sense path. Connected directly to pin 31 (SW1FB) on PMIC through R94.
TP74	SW2OUT sense	SW2 output sense path. Connected directly to pin 30 (SW2FB) on PMIC through R95.
TP75	SW3OUT sense	SW3 output sense path. Connected directly to pin 7 (SW3FB) on PMIC through R96.
TP76	SW4OUT sense	SW4 output sense path. Connected directly to pin 6 (SW4FB) on PMIC through R97.
TP77	SW5OUT sense	SW5 output sense path. Connected directly to pin 12 (SW5FB) on PMIC through R98.

4.6 Connectors

$\textbf{4.6.1} \quad \textbf{V}_{\text{IN}} \text{ input power connector}$

 $V_{\mbox{\scriptsize IN}}$ is supplied to the board through standard banana jacks.

Table 3. V_{IN} Banana connectors

Schematic label	Signal name	Description
J4	GND	Main system ground
J10	V _{IN}	Main system input power supply System operating range from 2.5 V to 5.5 V

4.6.2 Switching regulators output power connectors

Table 4. SW1 through SW5 output power connector

Schematic label	Signal name	Description
J34-1	SW1OUT	SW1 regulator output
J34-2	GND	System ground
J35-1	SW2OUT	SW2 regulator output
J35-2	GND	System ground
J36-1	SW3OUT	SW3 regulator output
J36-2	GND	System ground
J37-1	SW4OUT	SW4 regulator output
J37-2	GND	System ground
J38-1	SW5OUT	SW5 regulator output
J38-2	GND	System ground

4.6.3 Interface connector

Table 5. Master/slave interface connector (J3)

		()
Schematic label	Signal name	Description
J3-1	RESETBMCU	Direct connection to RESETBMCU pin on board
J3-2	RESETBMCU_S	 Connection to external RESETBMU signal from slave PMIC RESETBMCU_S may be connected to local RESETBMCU pin through R12 (default)
J3-3	INTB	Direct connection to INTB pin on board
J3-4	INTB_S	 Connection to external INTB signal from slave PMIC INTB_S may be connected to local INTB pin through R10 (optional) INTB_S may be connected to local XINTB pin through R8 (default)
J3-5	SYNCIN	Direct connection to SYNCIN pin on board.
J3-6	SYNCIN_S	 Connection to external SYNCIN signal from slave PMIC SYNCIN_S may be connected to local SYNCOUT pin through R9 (default)
J3-7	SYNCOUT	Direct connection to SYNCOUT pin on board
J3-8	n.c.	not connected
J3-9	XINTB	Direct connection to XINTB pin on board
J3-10	n.c.	not connected
J3-11	WDI	Direct connection to WDI pin on board
J3-12	WDI_S	 Connection to external WDI signal from slave PMIC WDI_S may be connected to local WDI pin through R7 (default)
J3-13	PWRON	Direct connection to PWRON pin on board
J3-14	PWRON_S	 Connection to external PWRON signal from slave PMIC PWRON_S may be connected to RESETBMCU pin through R11 (optional) PWRON_S may be connected to PWRON pin through R6 (default)
J3-15	STANDBY	Direct connection to STANDBY pin on board
J3-16	STANDBY_S	Connection to external STANDBY signal from slave PMIC STANDBY_S may be connected to STANDBY pin through R5 (default)
J3-17	SCL1	Direct connection to SCL1 signal on board
J3-18	SCL_S	Connection to external SCL signal from slave PMIC SCL_S may be connected to SCL1 pin through R4 (default)
J3-19	SDA1	Direct connection to SDA1 signal on board
J3-20	SDA_S	 Connection to external SDA signal from slave PMIC SDA_S may be connected to SDA1 pin through R3 (default)
J3-21	TBBEN	Direct connection to TBBEN pin on board
J3-22	TBBEN_S	 Connection to external TBB signal from slave PMIC TBBEN_S may be connected to TBBEN2 signal controlled by MCU through R2 (default)
J3-23	XFAIL	Direct connection to XFAILB pin on board

Schematic label	Signal name	Description
J3-24	XFAIL_S	 Connection to external XFAILB signal from slave PMIC XFAILB_S may be connected to XFAILB signal on PMIC through R1 (default)

5 Software and firmware preparation

5.1 Installing NXPGUI on your computer

The KITPF7100FRDMEVM can use the NXPGUI for any of the PF7100 devices. Prior to the installation of the NXPGUI software and performing device firmware updates (if needed), download and unzip the NXP GUI PR version.zip file to any desired location.

Open and run the NXP_GUI_version_Setup.exe file from the unzipped package. This installs the NXPGUI software in the system. Install it in a local destination folder.

The installation package is available at <u>http://www.nxp.com/KITPF7100FRDMEVM</u>.

5.2 Updating the PF7100 NXPGUI firmware

The FRDM-KL25Z freedom board is used to operate as a communication bridge to interface the NXPGUI with the PMIC and other I²C devices. The firmware is organized in three levels:

- 1. At first level, the SDA uses the BOOTLOADER to operate as the main path to flash the functional code of the SDA processor. The BOOTLOADER is preprogrammed on the FRDM-KL25Z freedom boards and cannot be reflashed to avoid permanent damage to the Freedom board.
- 2. At second level, the SDA provides a *firmware loader* for quick drag and drop update of the KL25Z MCU firmware.
- At the third level, the KL25Z MCU provides the NXPGUI firmware in charge of converting the USB communication into MCU instructions to control digital I/Os as well as I²C communication to the PMIC.

If the FRDM-KL25Z is not loaded with the correct firmware to support a future software upgrade, the firmware can be updated in few simple steps.

Note: The following firmware updates are optional and can be skipped if the firmware is up-to-date.

5.2.1 Flashing the FRDM-KL25Z firmware loader

• Press the push button on the Freedom board and connect the USB cable into the SDA port on the Freedom board. A new BOOTLOADER device should appear on the left pane of the file explorer. This step is optional and should be performed only if the FRDM_KL25Z driver does not appear when the SDA port is connected.

KITPF7100FRDMEVM evaluation board



Figure 7. KL25Z-FRDM USB and SDA ports

- Drag and drop the file *MSD-DEBUG-FRDM-KL25Z_Pemicro_v118.SDA* into the BOOTLOADER drive. File should be located in the *KL25Z firmware* folder.
- Disconnect and reconnect the USB cable into the SDA port (this time without pressing the push button). A new device called *FRDM_KL25Z* is installed on the PC.

5.2.2 Flashing the NXPGUI firmware

If a new software or silicon release requires a firmware update on the FRDM-KL25Z freedom board, use the following steps to upgrade or downgrade the firmware of the freedom board as needed. Note that this procedure is needed only to update the firmware and may be skipped if no change is needed.

- Connect the USB cable in the SDA port (without holding the push button). The PC installs a new device called FRDM_KL25Z.
- Locate the ".bin" NXPGUI driver to be installed, for example *nxp-gui-fw-frdmkl25z-usb_hid-pf7100_version.bin* and drag and drop the file into the FRDM_KL25Z driver.
- Freedom board firmware is successfully loaded.

UM11487

© NXP B.V. 2020. All rights reserved

KITPF7100FRDMEVM evaluation board

6 Configuring the hardware for startup



1 Connect the USB cable from the PC to the USB port on th

- 1. Connect the USB cable from the PC to the USB port on the Freedom board, apply VIN to the evaluation board.
 - Provide external VIN between 3.0 V to 5.5 V on J10 (VIN) and J4 (GND). or
 - Short jumper J7 1-2 to provide 5.0 V Vin from Freedom board (use this mode of operation for functional demonstration only, no regulation loading allowed in this mode).
- 2. Open the NXPGUI application from the installation folder or from the **Start** menu to start the application.
- 3. The NXPGUI launcher is displayed with a list of possible configurations to load the NXPGUI. Select the appropriate option for device and silicon revision to be used. If the device revision populated on the KITPF7100FRDMEVM is not available in the list, contact your NXP representative to obtain the latest software update suitable for your device. Click **OK** to launch the NXPGUI.
- 4. Press Reset on the Freedom board, only if the board is not properly recognized.

KITPF7100FRDMEVM evaluation board

KITDE502w	~
* KITPFJ02X	
PF5020	
PF5023	
PF5024	
✓ KITPF7100	
PF7100	
✓ KITFS26	
FS26	~
A kit for NXP PMIC evaluation	ו
Advanced Settings	
Feature Set	debug-i2c
Target MCU	FRDM-KL25Z
USB Interface	usb-hid
Use this configuration and I	Donot ack again!
e this configuration and l	Donot ask again!

Figure 9. NXPGUI launcher

The USB-HID connection automatically searches for the KITPF7100FRDMEVM, if a valid board is connected. This is displayed by the active Start button on the top-left corner of the NXPGUI, then click Start to create a connection.

	ME NXP GUI - PF7100 - 3.1.57	
	File View Export NXP Help	
	PF/100 Start 12C user-mode Polling Apply ADDR: 0x06 12C CRC; 1 Log Window @W @W @W Register Map @ PMIC Config ♥ Functional Safe	
	ACCESS	
Figure 10. NXF	PGUI connection	

The Start button changes to Stop after clicking. The device status can be read from the bottom-left corner of the NXPGUI.

KITPF7100FRDMEVM evaluation board

71	00 Stop I2C ▼ user-mode	e 🔻 Poling App	ADDR: 0x08	• 12C C	RC: Sec	ure Write:	Enable Wa	tchdog Refres	sh Period	256 ms *		
1	Log Window	Register Map	PMIC Config	Func	tional Safety		egulators (つ SW Regulato	rs ลีมี AMU	(
	Filter Messages Filter	Bit Functional	III OTP_MIRROR	OTP_Misc								
	PF7100 [SET_DPIN_PWRON] W :0 PE7100 [SET_DPIN_TERENI W :0	ID Registers				(0.00)	Deed					
>	PF7100 [SET_DPIN_STANDBY] W :0	Interrunt Registers)		DEVICE_ID	(0x00)	кеао	0x80				
D	PF7100 [SET_DPIN_WDI] W :0	E. Is Manual Street										
	PE7100 [SET_DPIN_PWKON] W :1	Fault Management			DEVICE_	DE						
	PF7100 [INT_MASK1:0x05]R:0xff	System configurati	on		РАМ[Э]	FAM(2)	[PAPILI	- Anitol	10[3]	10[2]	ID[1]	11 '
8	PF7100 [INT_SENSE1:0x06]R:0x06	Watchdog Configu	ration									~
	PF7100 [INT_STATUS2:0x07]R:0x00	Fault Counterr			REV_ID (0)	(01)	Read	0×10				
Ð –	PF/100 [INT_MASK2:0x08]R:0xff	radic counters		6								
	PF7100 [INT_SENSE2:0x09]R:0x00	AMUX Control			FULL LAYE	FULL LAYE	FULL LAYE	FULL LAYE	METAL LAYE	METAL LAYE	METAL LAYE	MET
	PF7100 [SW_MODE_MASK:0x0b]R:	SW1 Control			R_REV[3]	R_REV[2]	R_REV[1]	R_REV[0]	R_REV[3]	R_REV[2]	R_REV[1]	R_
0	PF7100 [SYS_INT:0x27]R:0x00	SW2 Control		L								
R	PF7100 [SW_ILIM_INT:0x12]R:0x00 PF7100 [SW_ILIM_MASK-0x13]R:0x4	SW2 Control		0	EMREV (0x	02)	Read	0x00				
	PF7100 [SW_ILIM_SENSE:0x14]R:0x	SWS Condion										_
	PF7100 [LDO_ILIM_INT:0x15]R:0x00	SW4 Control			0000 T	000C T	0000 T	mor t				
	PF7100 [LDO_ILIM_MASK:0x16]R:0	SW5 Control			DH[3]	DH[2]	DH[1]	DH[0]	RESERVED	EMREV[2]	EMREV[1]	EM
	PF7100 [LDO_ILIM_SENSE:0x17]R:0. PF7100 [SW_UV_INT:0x18]R:0x00	LDO1 Control		L								
6	PF7100 [SW_UV_MASK:0x19]R:0x4f	LDO2 Central			PROG ID (0x03)	Read	0×00				
5	PF7100 [SW_UV_SENSE:0x1a]R:0x00	LUOZ CONTO						0.00				
	PF7100 [SW_OV_INT:0x1b]R:0x00 PF7100 [SW_OV_MASK:0x1c]R:0x4f	VSNVS Control		ſ								
1	PF7100 [SW_OV_SENSE:0x1d]R:0x00	Page Select			PROG_I DL[7]	PROG_I DL[6]	PROG_I DL[5]	PROG_I DL[4]	PROG_I DL[3]	PROG_I DL[2]	PROG_I DL[1]	PR
	PF7100 [LDO_UV_INT:0x1e]R:0x00	SW1-SW4 Voltage			or[v]	Defol	00[0]		OC[0]	octal	0.00[1]	_ال
15	PF7100 [LDO_UV_MASK:0x1f]R:0x03	stir stir voltage										
	PF7100 [LDO_UV_SENSE:0x20]R:0x0(
	PF7100 [LDO_OV_INT:0x21]R:0x00											
	PF/100 [LDO_OV_MASK:0x22]R:0x0.											
	PF/100 [LDO_OV_SENSE:0x23]R:0x											
	PE7100 [PWRON_INT:0x24]K:0x00											
	PE7100 [PWRON_WASK0x25]K0xff											
	PP/100 [PWROIN_SEINSE:0x20]R:0x0											
					Colort All	DEVICE ID	(0~00)	× (4)	Paad	Write	Dacat	

Once the device is connected, the system is ready for Hardwire or TBB operation as desired.

6.1 Operating in Hardwire mode

To operate the board with the default hardwire configuration:

- Open J29 and J26 to allow the MCU to control the PWRON pin
- Short J20 in position 2-3 (VDDOTP = V1P5D)
- · Open J21 to allow the MCU to control the TBBEN pin

In Hardwire mode, the device is working with the predefined configuration, and the supplies turn On when the PWRON pin is set to high.

6.2 Operating in TBB mode

To operate the board in TBB mode:

- Open J29
- Short J20 in position 1-2 (OTP/TBB operation)
- Open J21 to allow the MCU to control the TBBEN pin

Use the TBB mode selection to enable access to the OTP mirror registers. Select the **tbb-mode** in main menu and click **Apply** button, the device moves to TBB mode.

File View Export NXP H	lelp		
PF7100 Stop 12	C 🔻 tbb-mode 💌 Polling	Apply	ADDR: 0x08 🔻
Log Window	🗗 🐱 🛛 Mirrors		
			aaa-038931
Figure 11. TBB mode operation			

When the device is operating in TBB mode, the NXPGUI uses command controls to communicate with the OTP mirror registers directly, enabling the user to set the configuration.

There are two ways to operate the device in TBB mode configurations:

- 1. Manual configuration of the OTP mirror registers using the **MIRROR** tab panel.
- 2. Run the TBB script on **SCRIPT** tab, the TBB script can be generated from **OTP** tab.

6.2.1 Manual TBB configuration

The **MIRROR** tab turns to be active on TBB mode. The user can click **Read All** button in **MIRROR** tab to read the mirror register contents from PF7100 device.

Use the drop-down boxes in **MIRROR** tab to select the mirror register values for PF7100 device. Click **Write** to implement the changes.

After configuring the features to be used during the device evaluation, change the operating mode to **user-mode** to generate a power on event and allow command controls to modify the functional I^2C registers again.

6.2.2 Generate script for TBB Configuration

To load the OTP mirror registers from a TBB script, the user can choose the device configuration and generate the TBB script with the NXPGUI **OTP** tab.

- Set the desired OTP configuration using the down-down box in OTP tab panel. If there
 is a predefined OTP configuration script, the user can load it by clicking the Import
 button.
- 2. Select **TBB** bar from the **Export** tab in the menu and save the generated TBB file(.txt) in a known location with a desired filename.

User guide

KITPF7100FRDMEVM evaluation board

File	View	Export NXP Help			
PF	71(ОТР	user-mode 🔻 P	Polling Ap	ply
100		TBB	are Configuration	Sequencer	SWI
		HEX Syste	m Configuration		
	>	OTP_I2C_ADD	0x08	•	000
SCR	IPT	OTP_I2C_CRC_EN	Disabled	•	0
G	ing.	OTP_VIN_OVLO_EN	Disabled	•	0
PR	OG	OTP_VIN_OVLO_DBNC	10 µs	-	00
(OTP_VIN_OVLO_SDWN	Disabled		0
		OTP_FAULT_MAX_CNT	Disabled	*	0000
E	Ð	OTP_TIMER_FAULT	1 ms	•	0000
MIR	ROR				
POV	VER				
	~				
01	P				- 020020

aaa-038932

3. On the SCRIPT tab and Script Commands Window panel, click OPEN to load the TBB script created, and then click Run to start programming the PMIC. The TBB script contains commands that control the device to move into TBB mode and to write the mirror register values.

The device is automatically powered On with the selected TBB configuration after the programming is done.

The NXPGUI functional areas 7

Launch the NXPGUI and select PF7100 device, the NXPGUI workspace window is divided into five functional areas.

KITPF7100FRDMEVM evaluation board

	Log Window	1001 Register Map	PMIC Config	G Functional Safety		equiators (SW Regulato	rs ătu AML	X Mirror Re	gisters are n	ot modifiable
	Filter Messages - Save CLEAR	evel Functional	IN OTP MIRROR	OTP Misc							
ACCESS	PF7100 [SET_DPIN_PWRON] W :0 PF7100 [SET_DPIN_TBREN] W :0	ID Registers			(0+00)	Band	0.00				
<>	PF7100 [SET_DPIN_STANDBY] W :0	Interrupt Registers		DEVICE_IL	(0,00)	Kedu	0x80				
SCRIPT	PF7100 [SET_DPIN_WDI] W :0 PF7100 [SET_DPIN_PWRONI W :1	Fault Managemen	t	DEVICE	DEVICE	DEVICE	DEVICE	DEVICE	DEVICE	DEVICE	DEVICE
P	PF7100 [INT_STATUS1:0x04]R:0x18	System configurat	ion	FAM[3]	FAM[2]	FAM[1]	FAM[0]	ID[3]	ID[2]	ID[1]	ID[0]
PROG	PF/100 [INT_MASK1:0x05]R:0xff PF7100 [INT_SENSE1:0x06]R:0x02	Watchdog Config	uration				L				
	PF7100 [INT_STATUS2:0x07]R:0x00	Fault Counters		REV_ID (0:	:01)	Read	0x10				
	PF7100 [INT_SENSE2:0x09]R:0x00	AMUX Control									
INT	PF7100 [SW_MODE_INT:0x0a]R:0x00 PE7100 [SW_MODE_MASK-0-0b1R:	SW1 Control		FULL_LAYE R_REV[3]	FULL_LAYE R REV[2]	FULL_LAYE R_REV[1]	FULL_LAYE R REV[0]	METAL_LAYE R REV[3]	METAL_LAYE R REV[2]	METAL_LAYE R REV[1]	METAL_LAY
(A)	PF7100 [SYS_INT:0x27]R:0x00	SIM2 Control									
MIRROR	PF7100 [SW_ILIM_INT:0x12]R:0x00 PF7100 [SW_ILIM_MASK-0x13]R:0x4	SW2 Control		EMREV (0x	02)	Read	ix00				
	PF7100 [SW_ILIM_SENSE:0x14]R:0x.	SWS Control									
	PF7100 [LDO_ILIM_INT:0x15]R:0x00 PF7100 [LDO_ILIM_MASK:0x16]R:0.	SW4 Control		PROG_I	PROG_I	PROG_I	PROG_I	RESERVED	EMREV[2]	EMREV[1]	EMREV[0]
POWER	PF7100 [LDO_ILIM_SENSE:0x17]R:0.	Swy Control		DH[3]	DH[2]	DH[1]	DH[0]				
7	PF7100 [SW_UV_IN1:0x18]R:0x00 PF7100 [SW_UV_MASK:0x19]R:0x4f	LDOT Control		PROG ID	0~02)	Pead	0.00				
OIP	PF7100 [SW_UV_SENSE:0x1a]R:0x00	LUO2 Control		PROS_ID (0,003)	Kedu	0000				
	PF7100 [SW_OV_MASK:0x1c]R:0x4f	VSNVS Control		PROG T	PROGI	PROGI	PROG T	PROGI	PROG T	PROGI	PROGI
iii e	PF7100 [SW_OV_SENSE:0x1d]R:0x00 PF7100 [LDO_LIV_INT:0x1e]R:0x00	Page Select		DL[7]	DL[6]	DL[5]	DL[4]	DL[3]	DL[2]	DL[1]	DL[0]
	PF7100 [LDC_UV_MASktb.11][kb/t0] PF7100 [LDC_UV_SENSE:bc20][kb/t0] PF7100 [LDC_UV_SENSE:bc20][kb/t0] PF7100 [LDC_UV_MASktb.22][kb/t0] PF7100 [LDC_UV_SENSE:bc23][kb/t0] PF7100 [PWRON_INT:bc24][kb/t0] PF7100 [PWRON_SENSE:bc26][kb/t0] PF7100 [PWRON_SENSE:bc26][kb/t0]										
3	4			Select All	DEVICE_ID	(0x00)	- (4)	Read	Write	Reset	3
MCU: FRD	M-KI 257 State: CONNECTED	Protocol: I ² C Firms	vare: 0.15 Applicatio	an 3.1.87 Device Mor	e: user-mod	e Color legend	t: High	low			5
Main Conr Func Com	menu nection toolbar tional control ar mand log windo	ea w								aat	a-03893

Go to **Help** in the main menu, and then click the **Documentation** bar to open the NXPGUI guide. The guide provides information on how to control the PMIC.



aaa-038934

The following sections introduce the main functions defined by each functional area.

7.1 Main menu

The main menu contains: load or save the OTP config file (.cfg), NXPGUI layout view selection, export OTP/TBB/HEX script, tool help documentation, and exit NXPGUI functions.

7.2 Connection toolbar

The connection toolbar contains the device start/stop connection button, device mode selection box, device I²C address selection drop-down box, I²C CRC enable checkbox, and cycling watchdog refresh checkbox functions.

7.3 Functional control area

The functional control area consists of several tabs.

- ACCESS tab: for the device functional registers and mirror registers access. The mirror registers are accessible in TBB mode.
- SCRIPT tab: for the scripts generation and run.
- **PROG** tab: for the device OTP programming. This tab contents are active in TBB mode. The config source is selectable from either the OTP configuration on NXPGUI **OTP** tab or an OTP script browsing from user's path.
- **INT** tab: to monitor/clear the device interruptions, set/clean the interruption masks. This tab contents are active in user mode.
- **MIRROR** tab: to read, write, and export the device mirror register values. This tab contents are active in TBB mode.
- **POWER** tab: to evaluate the device power dissipation with given loadings and configurations.
- **OTP** tab: to define the OTP configurations for the application. The user can save the configuration with the .cfg file or load the .cfg file to this page to check the OTP contents. This tab is available with the board either online or offline.
- IO PINS tab: to read and set the IO pins status.

7.4 Command log window

The command log area informs the user about application events. Verbosity level is given by application configuration. User can interact with the area using toolbar on the top, which has following functions: filter messages, save log and clean log.

7.5 Status bar

The status bar provides an overview of application conditions, including the MCU status, software version area, device current mode, and the color legend shown on the NXPGUI.

8 References

[1] **KITPF7100FRDMEVM** — detailed information on this board, including documentation, downloads, and software and tools

http://www.nxp.com/KITPF7100FRDMEVM

[2] PF7100 — product information on multi-channel power management integrated circuit <u>https://www.nxp.com/products/PF7100</u>

9 Revision history

Revision history				
Rev	Date	Description		
v.1	20200915	Initial version		

KITPF7100FRDMEVM evaluation board

10 Legal information

10.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

10.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a

default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

10.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — is a trademark of NXP B.V.

KITPF7100FRDMEVM evaluation board

Tables

Tab. 1.	Evaluation board jumper descriptions	9
Tab. 2.	Evaluation board test point descriptions	10
Tab. 3.	VIN Banana connectors	12

Figures

Fig. 1.	KITPF7100FRDMEVM	1
Fig. 2.	Evaluation board featured component	
	locations	5
Fig. 3.	PF7100 system I/O	6
Fig. 4.	Test points	.7
Fig. 5.	Regulators	8
Fig. 6.	Onboard analog multiplexing blocks	9

Tab. 4.	SW1 through SW5 output power connector	12
Tab. 5.	Master/slave interface connector (J3)	13

Fig. 7.	KL25Z-FRDM USB and SDA ports	15
Fig. 8.	Typical initial configuration	16
Fig. 9.	NXPGUI launcher	17
Fig. 10.	NXPGUI connection	17
Fig. 11.	TBB mode operation	
Fig. 12.	NXPGUI functional areas	21