

# **KS8721B/BT**

### 2.5V 10/100BasTX/FX MII Physical Layer Transceiver

Rev. 2.3

### **General Description**

Operating at 2.5 volts to meet low voltage and low power requirements, the KS8721B/BT is a 10BaseT/100BaseTX/FX Physical Layer Transceiver, which provides an MII to transmit and receive data. It contains the 10BaseT Physical Medium Attachment (PMA), Physical Medium Dependent (PMD), and Physical Coding Sub-layer (PCS) functions. Moreover, the KS8721B/BT has on-chip 10BaseT output filtering, which eliminates the need for external filters and allows a single set of line magnetics to be used to meet requirements for both 100BaseTX and 10BaseT.


The KS8721B/BT can automatically configure itself for 100 or 10 Mbps and full or half duplex operation, using on-chip Auto-Negotiation algorithm. It is an ideal choice of physical layer transceiver for 100BaseTX/10BaseT applications.

Data sheets and support documentation can be found on Micrel's web site at www.micrel.com.

#### **Features**

- Single chip 100BaseTX/100BaseFX/10BaseT physical layer solution
- 2.5V CMOS design, power consumption <200mW (excluding output driver current)
- · Fully compliant to IEEE 802.3u standard
- Supports Media Independent Interface (MII) and Reduced MII (RMII)
- Supports 10BaseT, 100BaseTX and 100BaseFX with Far\_End\_Fault Detection
- · Supports power down mode and power saving mode
- Configurable through MII serial management ports or via external control pins
- Supports auto-negotiation and manual selection for 10/100Mbps speed and full/half-duplex mode
- On-chip built-in analog front end filtering for both 100BaseTX and 10BaseT

### **Functional Diagram**



# Features (continued)

- LED outputs for link, activity, full/half duplex, collision and speed
- Supports back to back, FX to TX for media converter applications
- Supports MDI/MDI-X auto crossover
- 2.5V/3.3V tolerance on I/O
- Commercial temperature range: 0°C to +70°C
- Industrial temperature range: -40°C to +85°C
- Available in 48-pin SSOP and TQFP

# **Ordering Information**

Part Number	Temperature Range	Package	
KS8721B	0°C to +70°C	48-Pin SSOP	
KS8721BI	–40°C to +85°C	48-Pin SSOP	
KSZ8721B	0°C to +70°C	48-Pin SSOP Lead Free	
KS8721BT	0°C to +70°C	48-Pin TQFP	
KSZ8721BT	0°C to +70°C	48-Pin TQFP Lead Free	

# **Revision History**

Revision	Date	Summary of Changes
1.0	2/29/02	Document Origination (Preliminary)
2.0	4/01/02	Update timing Spec from page 33 to page 37 Change Revision ID from 1000 to 1001 Add new control register bit, Control Register 0 Bit 0, to control transmit enable/disable Add 8h register map on the table Editorial Change on FXSD/FXEN pin34 Change on duplex pin38 0=half and 1=full duplex Change on the 10BT MII transmit timing 1.0us to 2.5us and Tlat 2.5us to 4BT Add the TEST description mode on pin26
2.1	1/31/03	Add part number ordering information & remove pinout diagram Edited pin description on the IO cloumn Change the company logo, disclaimer, & contact info Editorial changes on Stapping option description Change on Register0h bit0, 1=disable and 0=enable Add remote fault register4h bit13. Add normal operating condition table & Thermal data for SSOP48 table Add Reset Timing table & Transformer Lists Add 48 TQFP pinout diagram & RMII AC Charateristics Add ordering info for 48 Pin TQFP package, KS8721B/BTI industrial temperature, KSY8721B/KSY8721BT environmentally friendly part number
2.2	8/29/03	Change part number from KS8721B to KS8721B/BT. Change ordering info. from "KSY" to "KSZ" for lead free. Change pin name from RMII_LPBK to RMII_BTB Convert to new format.
2.3	1/24/04	MDIO pull-up resistor value changed to 4.7kΩ.  Added note on strapping option pins.  Updated bit 1b.0 - 1b.7 to self-clearing.  Updated Electrical Characteristic.  Updated bit 1f4:2 to resetted.  Added additional magnetics to qualified transformer.  Added reset reference circuit.
2.3	3/16/05	Added RMII timing specification.

# **Table Of Contents**

Pin Description	6
Strapping Option	9
Pin Configuration	10
Introduction	11
100BaseTX Transmit	11
100BaseTX Receive	11
PLL Clock Synthesizer	11
Scrambler/De-scrambler (100BaseTX only)	11
10BaseT Transmit	11
10BaseT Receive	11
SQE and Jabber Function (10Base only)	11
Auto-Negotiation	11
MII Management Interface	12
MII Data Interface	12
Transmit Clock	12
Receive Clock	12
Transmit Enable	12
Receive Data Valid	12
Error Signals	12
Carrier Sense	
Collision	13
RMII Signal Definition	13
Reference Clock	
Carrier Sense/Receive Data Valid	13
Receive Data	13
Transmit Enable	13
Transmit Data	14
Collision Detection	14
RX ER	14
RMII AC Characteristics	14
Auto Crossover (Auto MDI/MDI-X)	15
Power Management	
100BT FX Mode	
Media Converter Option	16
Register Map	
Register 0h: Basic Conrol	
Register 1h: Basic Status	
Register 2h: PHY Identifier 1	
Register 3h: PHY Identifier 2	
Register 4h: Auto-Negotiation Advertisement	
Register 5h: Auto-Negotiation Link Partner Ability	
Register 6h: Auto-Negotiation Expansion	
Register 7h: Auto-Negotiation Next Page	
Register 8h: Link Partner Next Page Ability	
Register 15h: RXER Counter	
Register 1bh: Interrupt Control/Status Register	
Register 1fh: 100BaseTX PHY Controller	

Absolute Maximum Ratings	22
Operating Ratings	
Electrical Characteristics	22
Timing Diagrams	24
Selection of Isolation Transformers	30
Selection of Reference Crystals	30
Package Outline and Dimensions	31

# **Pin Description**

Pin Number	Pin Name	Type <sup>(Note 1)</sup>	Pin Function
1	MDIO	I/O	Management Interface (MII) Data I/O: This pin requires an external 4.7K pull-up resistor.
2	MDC	I	Management Interface (MII) Clock Input: This pin is synchronous to the MDIO data interface
3	RXD3/ PHYAD1	lpd/O	MII Receive Data Output: RXD [30], these bits are synchronous with RXCLK. When RXDV is asserted, RXD [30] presents valid data to MAC through the MII. RXD [30] is invalid when RXDV is de-asserted. The pull-up/pull-down value is latched as PHYADDR [1] during reset. See "Strapping Options" section for details.
4	RXD2/ PHYAD2	lpd/O	MII Receive Data Output: The pull-up/pull-down value is latched as PHYADDR [2] during reset. See "Strapping Options" section for details.
5	RXD1/ PHYAD3	lpd/O	MII Receive Data Output: The pull-up/pull-down value is latched as PHYADDR [3] during reset. See "Strapping Options" section for details.
6	RXD0/ PHYAD4	lpd/O	MII Receive Data Output: The pull-up/pull-down value is latched as PHYADDR [4] during reset. See "Strapping Options" section for details.
7	VDDIO	Pwr	Digital IO 2.5 /3.3V tolerance power supply.
8	GND	GND	Ground.
9	RXDV/ CRSDV/ PCS_LPBK	lpd/O	MII Receive Data Valid Output: The pull-up/pull-down value is latched as pcs_lpbk during reset. See "Strapping Options" section for details.
10	RXC	0	MII Receive Clock Output: Operating at 25MHz = 100Mbps, 2.5MHz = 10Mbps.
11	RXER/ISO	lpd/O	MII Receive Error Output: The pull-up/pull-down value is latched as ISOLATE during reset. See "Strapping Options" section for details.
12	GND	GND	Ground.
13	VDDC	Pwr	Digital core 2.5V only power supply.
14	TXER	lpd	MII Transmit Error Input.
15	TXC/ REFCLK	lpu/O	MII Transmit Clock Output: RMII Reference Clock Input.
16	TXEN	lpd	MII Transmit Enable Input
17	TXD0	lpd	MII Transmit Data Input
18	TXD1	lpd	MII Transmit Data Input
19	TXD2	lpd	MII Transmit Data Input
20	TXD3	lpd	MII Transmit Data Input
21	COL/RMII	lpd/O	MII Collision Detect Output: The pull-up/pull-down value is latched as RMII select during reset. See "Strapping Options" section for details.
24	VDDIO	Pwr	Digital IO 2.5/3.3V tolerance power supply.

**Note 1.** Pwr = power supply

 $\mathsf{GND} = \mathsf{ground}$ 

I = input

O = output

I/O = bi-directional

Gnd = ground

Ipu = input w/ internal pull-up

Ipd = input w/ internal pull-down

Ipd/O = input w/ internal pull-down during reset, output pin otherwise

Ipu/O = input w/ internal pull-up during reset, output pin otherwise

PU = strap pin pull-up

PD = strap pin pull-down

NC = No connect

Pin Number	Pin Name	Type <sup>(Note 1)</sup>	Pin Function				
25	INT#/ PHYAD0	lpu/O		Management Interface (MII) Interrupt Out: Latched as PHYAD[0] during power up /reset. See "Strapping Options" section for details.			
22	CRS/ RMII_BTB	lpd/O		MII Carrier Sense Output: The pull-up/pull-down value is latched as RMII BTB during reset when RMII mode is selected. See "Strapping Options" section for details.			
23	GND	GND	Ground.	Ground.			
26	LED0/TEST	lpu/O	Link/Activity LED Output:				
			Lnk/Act	Pin State	LED Definition		
			No Link	Н	"off"		
			Link	L	"on"		
			Act	_	"Toggle"		
			The external p	ull-down enabl	e test mode and only used for the factory test.		
27	LED1/ SPD100/ noFEF	lpu/O		Speed LED Output: Latched as SPEED (Register 0, bit 13) during power-up/reset. See "Strapping Options" section for details.			
			Speed	Pin State	LED Definition		
			10BT	Н	"off"		
			100BT	L	"on"		
28	LED2/ DUPLEX	lpu/O	Full-duplex LED Output: Latched as DUPLEX (register 0h, bit 8) during power-up/reset. See "Strapping Options" section for details.				
			Duplex Pin State LED Definition		LED Definition		
			Half	H "off"			
			Full	L	"on"		
29	LED3/ NWAYEN	lpu/O			d as ANEG_EN (register 0h, bit 12) during power-up/ " section for details.		
			Collison	Pin State	LED Definition		
			No Collision	Н	"off"		
			Collision	L	"on"		
30	PD#	lpu	Power Down.	1 = Normal ope	eration, 0=Power down, Active low.		
31	VDDRX	Pwr	Analog 2.5V p	ower supply.			
32	RX-	I	Receive Input	: Differential re	ceive input pins for FX, 100BaseTX or 10BaseT.		
33	RX+	I	Receive Input	: Differential re	ceive input pin for FX, 100BaseTX or 10BaseT.		
34	FXSD/FXEN	lpd/O	Fiber Mode Enable / Signal Detect in Fiber Mode. If FXEN = 0, FX mode is disable. The default is "0". See "100BT FX Mode" section for more details.				
35	GND	GND	Ground.				
36	GND	GND	Ground.				

**Note 1.** Pwr = power supply

 $\mathsf{GND} = \mathsf{ground}$ 

I = input

O = output

I/O = bi-directional

lpu = input w/ internal pull-up

lpd = input w/ internal pull-down

Ipd/O = input w/ internal pull-down during reset, output pin otherwise

Ipu/O = input w/ internal pull-up during reset, output pin otherwise

PU = strap pin pull-up

PD = strap pin pull-down

NC = No connect

Pin Number	Pin Name	Type <sup>(Note 1)</sup>	Pin Function
37	REXT	I	External resistor (6.49kΩ) connects to REXT and GNDRX.
38	VDDRCV	Pwr	Analog 2.5V power supply.
39	GND	GND	Ground
40	TX-	0	Transmit Outputs: Differential transmit output for 100BaseTX/FX or 10BaseT.
41	TX+	0	Transmit Outputs: Differential transmit output for FX, 100BaseTX/FX or 10BaseT.
42	VDDTX	Pwr	Transmitter 2.5V power supply.
43	GND	GND	Ground.
44	GND	GND	Ground.
45	XO	0	XTAL feedback: Used with XI for Xtal application.
46	XI	I	Crystal Oscillator Input: Input for a crystal or an external 25MHz clock
47	VDDPLL	Pwr	Analog PLL 2.5V power supply.
48	RST#	lpu	Chip Reset: Active low, minimum of 50µs pulse is required

**Note 1.** Pwr = power supply

GND = ground

I = input

O = output

I/O = bi-directional

Ipu = input w/ internal pull-up

Ipd = input w/ internal pull-down

Ipd/O = input w/ internal pull-down during reset, output pin otherwise

Ipu/O = input w/ internal pull-up during reset, output pin otherwise

PU = strap pin pull-up

PD = strap pin pull-down

NC = No connect

# Strapping Options(Note 1)

Pin Number	Pin Name	Type <sup>(Note 2)</sup>	Description
6,5, 4,3	PHYAD[4:1]/ RXD[0:3]	lpd/O	PHY Address latched at power-up/reset. The default PHY address is 00001.
25	PHYAD0/ INT#	lpu/O	
9(3)	PCS_LPBK/ RXDV	lpd/O	Enables PCS_LPBK mode at power-up/reset. PD (default) = Disable, PU = Enable.
11 <sup>(3)</sup>	ISO/RXER	lpd/O	Enables ISOLATE mode at power-up/reset. PD (default) = Disable, PU = Enable.
21 <sup>(3)</sup>	RMII/COL	lpd/O	Enables RMII mode at power-up/reset. PD (default) = Disable, PU = Enable.
22 <sup>(3)</sup>	RMII_BTB CRS	lpd/O	Enable RMII_BTB mode at power-up/reset. PD (default) = Disable, PU = Enable.
27	SPD100/ No FEF/ LED1	lpu/O	Latched into Register 0h bit 13 during power-up/reset. PD = 10Mbps, PU (default) = 100Mbps. If SPD100 is asserted during power-up/reset, this pin also latched as the Speed Support in register 4h. (If FXEN is pulled up, the latched value 0 means no Far_End _Fault.)
28	DUPLEX/ LED2	lpu/O	Latched into Register 0h bit 8 during power-up/reset. PD = Half duplex, PU (default) = Full duplex. If Duplex is pulled up during reset, this pin also latched as the Duplex support in register 4h.
29	NWAYEN/ LED3	lpu/O	Nway (auto-negotiation) Enable. Latched into Register 0h bit 12 during power-up/ reset. PD = Disable Auto-Negotiation, PU (default) = Enable Auto-Negotiation.
30	PD#	lpu	Power Down Enable. PU (default) = Normal operation, PD = Power down mode.

Note 1. Strap-in is latched during power-up or reset.

Ipd = input w/ internal pull-down

Ipd/O = input w/ internal pull-down during reset, output pin otherwise


Ipu/O = input w/ internal pull-up during reset, output pin otherwise

PU = strap pin pull-up

PD = strap pin pull-down

Note 3. Some devices may drive MII pins that are designated as output (PHY) on power up, resulting in incorrect strapping values latched in at reset. It is recommended that an external pull down via  $1k\Omega$  resistor be used in these applications to augment the 8721's internal pull down.

# **Pin Configuration**



#### Introduction

#### 100BaseTX Transmit

The 100BaseTX transmit function performs parallel to serial conversion, NRZ to NRZI conversion, MLT-3 encoding and transmission. The circuitry starts with a parallel to serial conversion, which converts the 25MHz, 4-bit nibbles into a 125 MHz serial bit stream. The incoming data is clocked in at the positive edge of the TXC signal. The serialized data is further converted from NRZ to NRZI format, and then transmitted in MLT3 current output. The output current is set by an external 1% 6.49k $\Omega$  resistor for the 1:1 transformer ratio. It has a typical rise/fall times of 4 ns and complies to the ANSI TP-PMD standard regarding amplitude balance, overshoot and timing jitters. The wave-shaped 10BaseT output driver is also incorporated into the 100BaseTX driver.

#### 100BaseTX Receive

The 100BaseTX receive function performs adaptive equalization, DC restoration, MLT-3 to NRZI conversion, data and clock recovery, NRZI to NRZ conversion, and serial to parallel conversion. The receiving side starts with the equalization filter to compensate inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion are a function of the length of the cable, the equalizer has to adjust its characteristic to optimize the performance. In this design, the variable equalizer will make an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, then tunes itself for optimization. This is an ongoing process and can self adjust against the environmental changes such as temperature variations.

The equalized signal then goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate effect of base line wander and improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. Finally, the NRZ serial data is converted to 4-bit parallel 4B nibbles. A synchronized 25MHz RXC is generated so that the 4B nibbles is clocked out at the negative edge of RCK25 and is valid for the receiver at the positive edge. When no valid data is present, the clock recovery circuit is locked to the 25MHz reference clock and both TXC and RXC clocks continue to run.

#### **PLL Clock Synthesizer**

The KS8721B/BT generates 125MHz, 25MHz and 20MHz clocks for system timing. An internal crystal oscillator circuit provides the reference clock for the synthesizer.

#### Scrambler/De-scrambler (100BaseTX only)

The purpose of the scrambler is to spread the power spectrum of the signal in order to reduce EMI and baseline wander.

#### **10BaseT Transmit**

When TXEN (transmit enable) goes high, data encoding and transmission will begin. The KS8721B/BT will continue to encode and transmit data as long as TXEN remains high. The data transmission will end when TXEN goes low. The last transition occurs at the boundary of the bit cell if the last bit is zero, or at the center of the bit cell if the last bit is one. The output driver is incorporated into the 100Base driver to allow transmission with the same magnetics. They are internally wave-shaped and pre-emphasized into outputs with a typical 2.5V amplitude. The harmonic contents are at least 27dB below the fundamental when driven by an all-ones Manchester-encoded signal.

#### **10BaseT Receive**

On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a PLL performs the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 300mV or with short pulse widths in order to prevent noises at the RX+ or RX- input from falsely trigger the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KS8721B/BT decodes a data frame. This activates the carrier sense (CRS) ad RXDV signals and makes the receive data (RXD) available. The receive clock is maintained active during idle periods in between data reception.

#### SQE and Jabber Function (10BaseT only)

In 10BaseT operation, a short pulse will be put out on the COL pin after each packet is transmitted. This is required as a test of the 10BaseT transmit/receive path and is called SQE test. The 10BaseT transmitter will be disabled and COL will go high if TXEN is High for more than 20ms (Jabbering). If TXEN then goes low for more than 250ms, the 10BaseT transmitter will be re-enabled and COL will go Low.

#### **Auto-Negotiation**

The KS8721B/BT performs auto-negotiation by hardware strapping option (pin 29) or software (Register 0.12). It will automatically choose its mode of operation by advertising its abilities and comparing them with those received from its link partner whenever auto-negotiation is enabled. It can also be configured to advertise 100BaseTX or 10BaseT in either full- or half-duplex mode (please refer to "Auto-Negotiation"). The auto-negotiation is disabled in the FX mode.

During auto-negotiation, the contents of Register 4, coded in Fast Link Pulse (FLP), will be sent to its link partner under the conditions of power-on, link-loss or re-start. At the same time, the KS8721B/BT will monitor incoming data to determine its mode of operation. Parallel detection circuit will be enabled as soon as either 10BaseT NLP (Normal Link Pulse) or 100BaseTX idle is detected. The operation mode is configured based on the following priority:

Priority 1: 100BaseTX, full-duplex Priority 2: 100BaseTX, half-duplex Priority 3: 10BaseT, full-duplex Priority 4: 10BaseT, half-duplex

When the KS8721B/BT receives a burst of FLP from its link partner with 3 identical link code words (ignoring acknowledge bit), it will store these code words in Register 5 and wait for the next 3 identical code words. Once the KS8721B/BT detects the second code words, it then configures itself according to above-mentioned priority. In addition, the KS8721B/BT also checks 100BaseTX idle or 10BaseT NLP symbol. If either is detected, the KS8721B/BT automatically configures to match the detected operating speed.

#### **MII Management Interface**

The KS8721B/BT supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input / Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the KS8721B/BT. The MDIO interface consists of the following:

- A physical connection including a data line (MDIO), a clock line (MDC) and an optional interrupt line (INTRPT)
- A specific protocol that runs across the above-mentioned physical connection and it also allows one controller to communicate with multiple KS8721B/BT devices. Each KS8721B/BT assigned an MII address between 0 and 31 by the PHYAD inputs.
- An internal addressable set of fourteen 16-bit MDIO registers. Register [0:6] are required and their functions are specified by the IEEE 802.3 specifications. Additional registers are provided for expanded functionality.

The INTPRT pin functions as a management data interrupt in the MII. An active Low or High in this pin indicates a status change on the KS8721B/BT based on 1fh.9 level control. Register bits at 1bh[15:8] are the interrupt enable bits. Register bits at 1bh[7:0] are the interrupt condition bits. This interrupt is cleared by reading Register 1bh.

#### **MII Data Interface**

The data interface consists of separate channels for transmitting data from a 10/100 802.3 compliant Media Access Controller (MAC) to the KS8721B/BT, and for receiving data from the line. Normal data transmission is implemented in 4B Nibble Mode (4-bit wide nibbles).

**Transmit Clock (TXC):** The transmit clock is normally generated by the KS8721B/BT from an external 25MHz reference source at the X1 input. The transmit data and control signals must always be synchronized to the TXC by the MAC. The KS8721B/BT normally samples these signals on the rising edge of the TXC.

**Receive Clock (RXC):** For 100BaseTX links, the receive clock is continuously recovered from the line. If the link goes down, and auto-negotiation is disabled, the receive clock operates off the master input clock (X1 or TXC). For 10BaseT links, the receive clock is recovered from the line while carrier is active, and operates from the master input clock when the line is idle. The KS8721B/BT synchronizes the receive data and control signals on the falling edge of RXC in order to stabilize the signals at the rising edge of the clock with 10ns setup and hold times.

**Transmit Enable:** The MAC must assert TXEN at the same time as the first nibble of the preamble, and de-assert TXEN after the last bit of the packet.

**Receive Data Valid:** The KS8721B/BT asserts RXDV when it receives a valid packet. Line operating speed and MII mode will determine timing changes in the following way:

- For 100BaseTX link with the MII in 4B mode, RXDV is asserted from the first nibble of the preamble to the last nibble of the data packet.
- For 10BaseT links, the entire preamble is truncated. RXDV is asserted with the first nibble of the SFD " 5D" and remains asserted until the end of the packet.

**Error Signals:** Whenever the KS8721B/BT receives an error symbol from the network, it asserts RXER and drives "1110" (4B) on the RXD pins. When the MAC asserts TXER, the KS8721B/BT will drive "H" symbols (a Transmit Error define in the IEEE 802.3 4B/5B code group) out on the line to force signaling errors.

Carrier Sense (CRS): For 100TX links, a start-of-stream delimiter, or /J/K symbol pair causes assertion of Carrier Sense (CRS). An end-of-stream delimiter, or /T/R symbol pair causes de-assertion of CRS. The PMA layer will also de-assert CRS if IDLE symbols are received without /T/R, yet in this case RXER will be asserted for one clock cycle when CRS is de-asserted. For 10T links, CRS assertion is based on reception of valid preamble, and de-assertion on reception of an end-of-frame (EOF) marker.

**Collision:** Whenever the line state is half-duplex and the transmitter and receiver are active at the same time, the KS8721B/BT asserts its collision signal, which is asynchronous to any clock.

#### RMII (Reduced MII) Data Interface

RMII interface specifies a low pin count (Reduced) Media Independent Interface (RMII) intended for use between Ethernet PHYs and Switch or Repeater ASICs. It is fully compliant with IEEE 802.3u [2].

This interface has the following characteristics:

- It is capable of supporting 10Mbps and 100Mbps data rates.
- A single clock reference is sourced from the MAC to PHY (or from an external source).
- It provides independent 2-bit wide (di-bit) transmit and receive data paths.
- It uses TTL signal levels, compatible with common digital CMOS ASIC processes.

#### **RMII Signal Definition**

Signal Name	Direction (w/ respect to the PHY)	Direction (w/ respect to the MAC)	Use	
REF_CLK	Input	Input or Output	Synchronous clock reference for receive, transmit and control interface	
CRS_DV	Output	Input	Carrier Sense/Receive Data Valid	
RXD[1:0]	Output	Input	Receive Data	
TX_EN	Input	Output	Transit Enable	
TXD[1:0]	Input	Output	Transit Data	
RX_ER	Output	Input (Not Required)	Receive Error	

Note 1. Unused MII signals, TXD[3:2], TXER need to tie to GND when RMII is using.

#### Reference Clock (REF CLK)

REF\_CLK is a continuous 50MHz clock that provides the timing reference for CRS\_DV, RXD[1:0], TX\_EN, TXD[1:0], and RX\_E. REF\_CLK is sourced by the MAC or an external source. Switch implementations may choose to provide REF\_CLK as an input or an output depending on whether they provide a REF\_CLK output or rely on an external clock distribution device. Each PHY device shall have an input corresponding to this clock but may use a single clock input for multiple PHYs implemented on a single IC.

#### Carrier Sense/Receive Data Valid (CRS\_DV)

CRS\_DV is asserted asynchronously on detection of carrier due to the criteria relevant to the operating mode. That is, in 10BASE-T mode, when squelch is passed or in 100BASE-X mode when 2 non-contiguous zeroes in 10 bits are detected carrier is said to be detected.

Loss of carrier shall result in the de-assertion of CRS\_DV synchronous to REF\_CLK. So long as carrier criteria are being met, CRS\_DV shall remain asserted continuously from the first recovered di-bit of the frame through the final recovered di-bit and shall be negated prior to the first REF\_CLK that follows the final di-bit.

The data on RXD[1:0] is considered valid once CRS\_DV is asserted. However, since the assertion of CRS\_DV is asynchronous relative to REF\_CLK, the data on RXD[1:0] shall be "00" until proper receive signal decoding takes place (see definition of RXD[1:0] behavior).

#### Receive Data [1:0] (RXD[1:0])

RXD[1:0] shall transition synchronously to REF\_CLK. For each clock period in which CRS\_DV is asserted, RXD[1:0] transfers two bits of recovered data from the PHY. In some cases (e.g. before data recovery or during error conditions) a pre-determined value for RXD[1:0] is transferred instead of recovered data. RXD[1:0] shall be "00" to indicate idle when CRS\_DV is deasserted. Values of RXD[1:0] other than "00" when CRS\_DV is de-asserted are reserved for out-of-band signalling (to be defined). Values other than "00" on RXD[1:0] while CRS\_DV is de-asserted shall be ignored by the MAC/repeater. Upon assertion of CRS\_DV, the PHY shall ensure that RXD[1:0]=00 until proper receive decoding takes place.

#### Transmit Enable (TX\_EN)

Transmit Enable TX\_EN indicates that the MAC is presenting di-bits on TXD[1:0] on the RMII for trans-mission. TX\_EN shall be asserted synchronously with the first nibble of the preamble and shall remain asserted while all di-bits to be transmitted are presented to the RMII. TX\_EN shall be negated prior to the first REF\_CLK following the final di-bit of a frame. TX\_EN shall transition synchronously with respect to REF\_CLK.

### **Transmit Data [1:0] (TXD[1:0])**

Transmit Data TXD[1:0] shall transition synchronously with respect to REF\_CLK. When TX\_EN is asserted, TXD[1:0] are accepted for transmission by the PHY. TXD[1:0] shall be "00" to indicate idle when TX\_EN is de-asserted. Values of TXD[1:0] other than "00" when TX\_EN is de-asserted are reserved for out-of-band signalling (to be defined). Values other than "00" on TXD[1:0] while TX\_EN is deasserted shall be ignored by the PHY.

#### **Collision Detection**

Since the definition of CRS\_DV and TX\_EN both contain an accurate indication of the start of frame, the MAC can reliably regenerate the COL signal of the MII by ANDing TX\_EN and CRS\_DV.

During the IPG time following the successful transmission of a frame, the COL signal is asserted by some transceivers as a self-test. The Signal Quality Error (SQE) function will not be supported by the reduced MII due to the lack of the COL signal. Historically, SQE was present to indicate that a transceiver located physically remote from the MAC was functioning. Since the reduced MII only supports chip-to-chip connections on a PCB, SQE functionality is not required.


#### RX ER

The PHY shall provide RX\_ER as an output according to the rules specified in IEEE 802.3u [2] (see Clause 24, Figure 24-11 - Receive State Diagram). RX\_ER shall be asserted for one or more REF\_CLK periods to indicate that an error (e.g. a coding error or any error that a PHY is capable of detecting, and that may otherwise be undetectable by the MAC sublayer) was detected somewhere in the frame presently being transferred from the PHY. RX\_ER shall transition synchronously with respect to REF\_CLK. While CRS\_DV is de-asserted, RX\_ER shall have no effect on the MAC.

#### **RMII AC Characteristics**


Symbol	Parameter	Min	Тур	Max	Units
	REF_CLK Frequency		50		MHz
	REF_CLK Duty Cycle	35		65	%
t <sub>SU</sub>	TXD[1:0]. TX_EN, RXD[1:0], CRS_DV, RX_ER Data Set-Up to REF_CLK Rising	4			ns
t <sub>H</sub>	TXD[1:0]. TX_EN, RXD[1:0], CRS_DV, RXER Data Hold from REF_CLK Rising Edge	2			ns

### **RMII Transmit Timing**



Parameter	Min	Тур	Max	Units
REF_CLK Frequency		50		MHz
TXEN, TXD[1:0], TX_EN, Data Setup to REF_CLK rising edge	4			ns
TXEN, TXD[1:0], TX_EN, Data hold from REF_CLK rising edge	2			ns

### **RMII Receive Timing**



Parameter	Min	Тур	Max	Units
REF_CLK Frequency		50		MHz
RXD[1:0], CRS_DV, RX_ER Output delay from REF_CLK rising edge	2.8		10	ns

#### **Auto Crossover (Auto MDI/MDI-X)**

Automatic MDI/MDI-X configuration is intended to eliminate the need for crossover cables between similar devices. The assignment of pin-outs for a 10/100 BASE-T crossover function cable is shown below.

This feature can eliminate the confusion in real applications so both straight cable and crossover cable can be used. This feature is controlled by register 1f:13. See "Register 1fh–100BaseTX PHY Controller" section for details.




Figure 1. Straight Through Cable




Figure 2. Crossover Cable

#### **Power Management**

The KS8721B/BT offers the following modes for power management:

- Power Down Mode: This mode can be achieved by writing to Register 0.11 or pulling pin 30 PD# Low.
- Power Saving Mode: This mode can be disabled by writing to Register 1fh.10. The KS8721B/BT will then turn off
  everything except for the Energy Detect and PLL circuits when the cable is not installed. In other words, the
  KS8721B/BT will shutdown most of the internal circuits to save power if there is no link. Power saving mode will be
  in his most effective state when auto-negotiation mode is enable.

#### 100BT FX Mode

100BT FX mode is activated when FXSD/FXEN is higher 0.6V (This pin has a default pull down). Under this mode, the autonegotiation and auto-MDIX features are disabled.

In fiber operation FXSD pin should connect to the SD (signal detect) output of the fiber module. The internal threshold of FXSD is around  $1/2~V_{DD}~\pm 50 mV~(1.25V~\pm 0.05V)$ . Above this level, it is considered fiber signal detected, and the operation is summarized in the following table:

FXSD/FXEN	Condition
Less than 0.6V	100TX mode
Less than 1.25V, but greater than 0.6V	FX mode No signal detected FEF generated
Greater than 1.25	FX mode signal detected

Table 1. 100BT FX Mode

To ensure a proper operation, the swing of fiber module SD should cover the threshold variation. A resistive voltage divider is recommended to adjust the SD voltage range.

FEF (Far End Fault), repetition of a special pattern which consists of 84-one and 1-zero, is generated under "FX mode with no signal detected." The purpose of FEF is to notify the sender of a faulty link. When receiving a FEF, the LINK will go down to indicate a fault, even with fiber signal detected. The transmitter does not affect by receiving a FEF and still sends out its normal transmit pattern from MAC. FEF can be disabled by strapping pin 27 low. Refer to "Strapping Options" section.

#### **Media Converter Operation**

KS8721B/BT is capable of performing media conversion with 2 parts in a back to back RMII loop-back mode as indicated in the diagram. Both parts are in RMII mode and with RMII BTB asserted (pin 21 and 22 strapped high). One part is operating at TX mode and the other in FX mode. Both parts can share a common 50MHz oscillator.

Under this operation, auto-negotiation on the TX side will prohibit 10baseT link up. TXD2, active High, can disable transmitter and set it at tri-state. RXD2 serves as energy detection can indicate if there is line signal detected. TXD3 should tied low and RXD3 let float. Please contact Micrel FAE for Application Note.




Figure 3. Fiber Module

# **Register Map**

Register No.	Description
0h	Basic Control Register
1h	Basic Status Register
2h	PHY Identifier I
3h	PHY Identifier II
4h	Auto-Negotiation Advertisement Register
5h	Auto-Negotiation Link Partner Ability Register
6h	Auto-Negotiation Expansion Register
7h	Auto-Negotiation Next Page Register
8h	Link Partner Next Page Ability
15h	RXER Counter Register
1bh	Interrupt Control/Status Register
1fh	100BaseTX PHY Control Register

Address	Name	Description	Mode <sup>(Note 1)</sup>	Default
Register	0h - Basic Control			
0.15	Reset	1 = software reset. Bit is self-clearing	RW/SC	0
0.14	Loop-back	1 = loop-back mode; 0 = normal operation	RW	0
0.13	Speed Select (LSB)	1 = 100Mbps; 0 = 10Mbps Ignored if Auto-Negotiation is enabled (0.12 = 1)	RW	Set by SPD100
0.12	Auto-Negotiation Enable	1 = enable auto-negotiation process (override 0.13 and 0.8) 0 = disable auto-negotiation process	RW	Set by NWAYEN
0.11	Power Down	1 = power down mode; 0 = normal operation	RW	0
0.10	Isolate	1 = electrical isolation of PHY from MII and TX+/TX- 0 = normal operation	RW	Set by ISO
0.9	Restart Auto-Negotiation	1 = restart auto-negotiation process 0 = normal operation. Bit is self-clearing	RW/SC	0
0.8	Duplex Mode	1 = full duplex; 0 = half duplex	RW	Set by DUPLEX
0.7	Collision Test	1 = enable COL test; 0 = disable COL test	RW	0
0.6:1	Reserved		RO	0
0.0	Disable Transmitter	0 = enable transmitter 1 = disable transmitter	R/W	0
Register	1h - Basic Status			
1.15	100BaseT4	1 = T4 capable; 0 = not T4 capable	RO	0
1.14	100BaseTX Full Duplex	1 = capable of 100BaseX full duplex 0 = not capable of 100BaseX full duplex	RO	1
1.13	100BaseTX Half Duplex	1 = capable of 100BaseX half duplex 0 = not capable of 100BaseX half duplex	RO	1
1.12	10BaseT Full Duplex	1 = 10Mbps with full duplex 0 = no 10Mbps with full duplex capability	RO	1
1.11	10BaseT Half Duplex	1 = 10Mbps with half duplex 0 = no 10Mbps with half duplex capability	RO	1

Note 1. RW: Read/Write, RO: Read only, SC: Self clear, LH: Latch High, LL: Latch Low. Some of the default values are set by strap-in. See "Srapping Options."

Address	Name	Description	Mode <sup>(Note 1)</sup>	Default
1.10:7	Reserved		RO	0
1.6	No Preamble	1 = preamble suppression; 0 = normal preamble	RO	1
1.5	Auto-Negotiation Complete	1 = auto-negotiation process completed 0 = auto-negotiation process not completed	RO	0
1.4	Remote Fault	1 = remote fault; 0 = no remote fault	RO/LH	0
1.3	Auto-Negotiation Ability	1 = capable to perform auto-negotiation 0 = unable to perform auto-negotiation	RO	1
1.2	Link Status	1 = link is up; 0 = link is down	RO/LL	0
1.1	Jabber Detect	1 = jabber detected; 0 = jabber not detected. Default is Low	RO/LH	0
1.0	Extended Capability	1 = supports extended capabilities registers	RO	1
Register 2	h - PHY Identifier 1			
2.15:0	PHY ID Number	Assigned to the 3rd through 18th bits of the Organizationally Unique Identifier (OUI). Micrel's OUI is 0010A1 (hex)	RO	0022h
Register 3	Sh - PHY Identifier 2			
3.15:10	PHY ID Number	Assigned to the 19th through 24th bits of the Organizationally Unique Identifier (OUI). Micrel's OUI is 0010A1 (hex)	RO	000101
3.9:4	Model Number	Six bit manufacturer's model number	RO	100001
3.3:0	Revision Number	Four bit manufacturer's model number	RO	1001
Register 4	h - Auto-Negotiation Adve	ertisement		
4.15	Next Page	1 = next page capable; 0 = no next page capability.	RW	0
4.14	Reserved		RO	0
4.13	Remote Fault	1 = remote fault supported; 0 = no remote fault	RW	0
4.12 : 11	Reserved		RO	0
4.10	Pause	1 = pause function supported; 0 = no pause function	RW	0
4.9	100BaseT4	1 = T4 capable; 0 = no T4 capability	RO	0
4.8	100BaseTX Full Duplex	1 = TX with full duplex; 0 = no TX full duplex capability	RW	Set by SPD100 & DUPLEX
4.7	100BaseTX	1 = TX capable; 0 = no TX capability	RW	Set by SPD100
4.6	10BaseT Full Duplex	1 = 10Mbps with full duplex 0 = no 10Mbps full duplex capability	RW	Set by DUPLEX
4.5	10BaseT	1 = 10Mbps capable; 0 = no 10Mbps capability	RW	1
4.4:0	Selector Field	[00001] = IEEE 802.3	RW	00001
Register 5	ih - Auto-Negotiation Link	Partner Ability		
5.15	Next Page	1 = next page capable; 0 = no next page capability	RO	0
5.14	Acknowledge	1 = link code word received from partner 0 = link code word not yet received	RO	0
5.13	Remote Fault	1 = remote fault detected; 0 = no remote fault	RO	0
5.12	Reserved		RO	0

Note 1. RW: Read/Write, RO: Read only, SC: Self clear, LH: Latch High, LL: Latch Low. Some of the default values are set by strap-in. See "Srapping Options."

Address	Name	Description	Mode <sup>(Note 1)</sup>	Default
5.11:10	Pause	5.10 5 .11	RO	0
		0 0 No PAUSE		
		0 1		
		Asymmetric PAUSE (link partner) 1 0		
		Symmetric PAUSE 1 1		
		Symmetric & Asymmetric PAUSE (local device)		
5.9	100 BaseT4	1 = T4 capable; 0 = no T4 capability	RO	0
5.8	100BaseTX Full Duplex	1 = TX with full duplex; 0 = no TX full duplex capability	RO	0
5.7	100BaseTX	1 = TX capable; 0 = no TX capability	RO	0
5.6	10BaseT Full Duplex	1 = 10Mbps with full duplex 0 = no 10Mbps full duplex capability	RO	0
5.5	10BaseT	1 = 10Mbps capable; 0 = no 10Mbps capability	RO	0
5.4:0	Selector Field	[00001] = IEEE 802.3	RO	00001
Register	6h - Auto-Negotiation Exp	ansion		
6.15:5	Reserved		RO	0
6.4	Parallel Detection Fault	1 = fault detected by parallel detection 0 = no fault detected by parallel detection.	RO/LH	0
6.3	Link Partner Next Page Able	1 = link partner has next page capability     0 = link partner does not have next page capability	RO	0
6.2	Next Page Able	1 = local device has next page capability     0 = local device does not have next page capability	RO	1
6.1	Page Received	1 = new page received; 0 = new page not yet received	RO/LH	0
6.0	Link Partner Auto-Negotiation Able	1 = link partner has auto-negotiation capability     0 = link partner does not have auto-negotiation capability	RO	0
Register	7h - Auto-Negotiation Nex	t Page		
7.15	Next Page	1 = additional next page(s) will follow; 0 = last page	RW	0
7.14	Reserved		RO	0
7.13	Message Page	1 = message page; 0 = unformatted page	RW	1
7.12	Acknowledge2	1 = will comply with message 0 = cannot comply with message	RW	0
7.11	Toggle	1 = previous value of the transmitted link code word equaled logic One; 0 = logic Zero	RO	0
7.10:0	Message Field	11-bit wide field to encode 2048 messages	RW	001
Register	8h - Link Partner Next Pag	ge Ability		
8.15	Next Page	1 = additional Next Page(s) will follow; 0 = last page	RO	0
8.14	Acknowledge	1 = successful receipt of link word 0 = no successful receipt of link word	RO	0
8.13	Message Page	1 = Message Page; 0 = Unformatted Page	RO	0
8.12	Acknowledge2	1 = able to act on the information 0 = not able to act on the information	RO	0
8.11	Toggle	1 = previous value of transmitted Link Code Word equal to logic zero; 0 = previous value of transmitted Link Code Word equal to logic one	RO	0

Note 1. RW: Read/Write, RO: Read only, SC: Self clear, LH: Latch High, LL: Latch Low. Some of the default values are set by strap-in. See "Srapping Options."

Address	Name	Description	Mode <sup>(Note 1)</sup>	Default
Register	I5h - RXER Counter			
15.15:0	RXER Counter	RX Error counter for the RX_ER in each package	RO	0000
Register <sup>1</sup>	lbh - Interrupt Control/Stat	tus Register		
1b.15	Jabber Interrupt Enable	1 = Enable Jabber Interrupt; 0=Disable Jabber Interrupt	RW	0
1b.14	Receive Error Interrupt Enable	1 = Enable Receive Error Interrupt 0 = Disable Receive Error Interrupt	RW	0
1b.13	Page Received Interrupt Enable	<ul><li>1 = Enable Page Received Interrupt</li><li>0 = Disable Page Received Interrupt</li></ul>	RW	0
1b.12	Parallel Detect Fault Interrupt Enable	<ul><li>1 = Enable Parallel Detect Fault Interrupt</li><li>0 = Disable Parallel Detect Fault Interrupt</li></ul>	RW	0
1b.11	Link Partner Acknowledge Interrupt Enable	1 = Enable Link Partner Acknowledge Interrupt 0 = Disable Link Partner Acknowledge Interrupt	RW	0
1b.10	Link Down Interrupt Enable	1 = Enable Link Down Interrupt 0 = Disable Link Down Interrupt	RW	0
1b.9	Remote Fault Interrupt Enable	1 = Enable Remote Fault Interrupt 0 = Disable Remote Fault Interrupt	RW	0
1b.8	Link Up Interrupt Enable	1 = Enable Link Up Interrupt 0 = Disable Link Up Interrupt	RW	0
1b.7	Jabber Interrupt	1 = Jabber Interrupt Occurred 0 = Jabber Interrupt Does Not Occurred	RO/SC	0
1b.6	Receive Error Interrupt	1 = Receive Error Occurred 0 = Receive Error Does Not Occurred	RO/SC	0
1b.5	Page Receive Interrupt	1 = Page Receive Occurred 0 = Page Receive Does Not Occurred	RO/SC	0
1b.4	Parallel Detect Fault Interrupt	1 = Parallel Detect Fault Occurred 0 = Parallel Detect Fault Does Not Occurred	RO/SC	0
1b.3	Link Partner Acknowledge Interrupt	1 = Link Partner Acknowledge Occurred 0 = Link Partner Acknowledge Does Not Occurred	RO/SC	0
1b.2	Link Down Interrupt	1 = Link Down Occurred 0 = Link Down Does Not Occurred	RO/SC	0
1b.1	Remote Fault Interrupt	1 = Remote Fault Occurred 0 = Remote Fault Does Not Occurred	RO/SC	0
1b.0	Link Up Interrupt	1 = Link Up Interrupt Occurred 0 = Link Up Interrupt Does Not Occurred	RO/SC	0
Register <sup>1</sup>	Ifh - 100BaseTX PHY Cont	roller		
1f.15:14	Reserved			
1f:13	Pairswap Disable	1 = Disable MDI/MDIX; 0 = Enable MDI/MDIX	R/W	0
1f.12	Energy Detect	1 = Presence of Signal on RX+/- Analog Wire Pair 0 = No Signal Setected on RX+/-	RO	0
1f.11	Force Link	1 = Force Link Pass; 0 = Normal Link Operation This bit bypasses the control logic and allow transmitter to send pattern even if there is no link.	R/W	0
1f.10	Power Saving	1 = Enable Ppower Saving; 0 = Disable	RW	1
1f.9	Interrupt Level	1 = Interrupt Pin Active High; 0 = Active Low	RW	0
1f.8	Enable Jabber	1 = Enable Jabber Counter; 0 = Disable	RW	1
1f.7	Auto-Negotiation Complete	1 = Auto-Negotiation Complete; 0 = Not Nomplete	RW	0

Note 1. RW: Read/Write, RO: Read only, SC: Self clear, LH: Latch High, LL: Latch Low. Some of the default values are set by strap-in. See "Srapping Options."

Address	Name	Description	Mode <sup>(Note 1)</sup>	Default
1f.6	Enable Pause (Flow-Control Result)	1 = flow control capable; 0 = no flow control	RO	0
1f.5	PHY Isolate	1 = PHY in isolate mode; 0 = not isolated	RO	0
1f.4:2	Operation Mode Indication	[000] = still in auto-negotiation [001] = 10BaseT half duplex [010] = 100BaseTX half duplex [011] = reserved [101] = 10BaseT full duplex [110] = 100BaseTX full duplex [111] = PHY/MII isolate	RO	0
1f.1	Enable SQE Test	1 = enable SQE test; 0 = disable	RW	0
1f.0	Disable Data Scrambling	1 = disable scrambler; 0 = enable	RW	0

Note 1. RW: Read/Write, RO: Read only, SC: Self clear, LH: Latch High, LL: Latch Low. Some of the default values are set by strap-in. See "Srapping Options."

### **Absolute Maximum Ratings (Note 1)**

# 

# **Operating Ratings** (Note 2)

Supply Voltage	
$(V_{DDC}, V_{DD\_PLL}, V_{DD\_TX}, V_{DD\_RCV},$	2 275V to 12 625V
V <sub>DD_RX</sub> ) +2.375V to +2.625V	√ or +3.0V to +3.6V
Ambient Temperature (T <sub>A</sub> )	
Package Thermal Resistance (Note 3)	
TQFP $(\theta_{IA})$	69.64°C/W
SSOP (θ <sub>1</sub> Δ)	

### **Electrical Characteristics** (Note 4)


 $V_{DD} = 2.5 V \pm 5\%$ ;  $T_A = 0$ °C to  $\pm 70$ °C; unless noted; **bold** values indicate -40°C  $\leq T_A \leq \pm 85$ °C; unless noted.

Symbol	Parameter	Condition	Min	Тур	Max	Units
Total Supp	ly Current (including TX output drive	er current)			•	
I <sub>DD1</sub>	Normal 100BaseTX			107		mA
I <sub>DD2</sub>	Normal 10BaseT (50% utilization)			144		mA
I <sub>DD3</sub>	Power Saving Mode 100BaseTX			47		mA
I <sub>DD5</sub>	Power Down Mode			4		mA
TTL Inputs	•	•				
V <sub>IH</sub>	Input High Voltage		V <sub>DD</sub> (I/O) -0.8			V
$\overline{V_{\rm IL}}$	Input Low Voltage				0.8	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = GND ~ V <sub>DD</sub>	-10		10	μΑ
TTL Outpu	ts		<u>,                                      </u>		•	
$V_{OH}$	Output High Voltage	I <sub>OH</sub> = -4mA	V <sub>DD</sub> (I/O) -0.4			V
$\overline{V_{OL}}$	Output Low Voltage	I <sub>OL</sub> = 4mA			0.4	V
II <sub>OZ</sub> I	Output Tr-State Leakage				10	μА
100BaseTX	K Receive					
R <sub>IN</sub>	RX+/RX- Differential Input Resistance			8		kΩ
	Propagation Delay	from magnetics to RDTX		50	110	ns
100BaseTX	Transmit (measured differentially at	fter 1:1 transformer)				•
$\overline{V_0}$	Peak Differential Output Voltage	$50Ω$ from each output to $V_{DD}$	0.95		1.05	V
$V_{\text{IMB}}$	Output Voltage Imbalance	$50\Omega$ from each output to V <sub>DD</sub>			2	%
t <sub>r</sub> , t <sub>t</sub>	Rise/Fall Time Rise/Fall Time Imbalance		3 0		5 0.5	ns ns
100BaseTX	C Transmit (measured differentially at	fter 1:1 transformer)				•
	Duty Cycle Distortion				±0.5	V
	Overshoot				5	%
V <sub>SET</sub>	Reference Voltage of ISET			0.75		ns
	Propagation Delay	from TDTX to magentics		45	60	ns
	Jitters			0.7	1.4	ns <sub>(pk-pk</sub>

- Note 1. Exceeding the absolute maximum rating may damage the device.
- Note 2. The device is not guaranteed to function outside its operating rating. Unused inputs must always be tied to an appropriate logic voltage level (Ground to V<sub>DD</sub>).
- Note 3. No HS (heat spreader) in package.
- Note 4. Specification for packaged product only.

Symbol	Parameter	Condition	Min	Тур	Max	Units
10BaseTX	Receive					•
R <sub>IN</sub>	RX+/RX- Differential Input Resistance			8		kΩ
$\overline{V_{SQ}}$	Squelch Threshold	5MHz square wave		400		mV
10BaseTX	Transmit (measured differentially aft	er 1:1 transformer)		-	-	-
$\overline{V_P}$	Peak Differential Output Voltage	50Ω from each output to V <sub>DD</sub>	2.2		2.8	V
	Jitters Added	$50\Omega$ from each output to $V_{DD}$			±3.5	ns
$\overline{t_r, t_t}$	Rise/Fall Time			25		ns
Clock Outp	outs				_	
X1, X2	Crystal Oscillator			25		MHZ
RXC <sub>100</sub>	Receive Clock, 100TX			25		MHZ
RXC <sub>10</sub>	Receive Clock, 10T			2.5		MHZ
	Receive Clock Jitters			3.0		ns <sub>(pk-pk</sub>
TXC <sub>100</sub>	Transmit Clock, 100TX			25		MHZ
TXC <sub>10</sub>	Transmit Clock, 10T			2.5		MHZ
	Transmit Clock Jitters			1.8		ns <sub>(pk-pk</sub>

# **Timing Diagrams**



# **SQE Timing**




Figure 4. 10BaseT MII Transmit Timing

Symbol	Parameter	Min	Тур	Max	Units
t <sub>SU1</sub>	TXD [3:0] Set-Up to TXC High	10			ns
t <sub>SU2</sub>	TXEN Set-Up to TXC High	10			ns
t <sub>HD1</sub>	TXD [3:0] Hold After TXC High	0			ns
t <sub>HD2</sub>	TXEN Hold After TXC High	0			ns
t <sub>CRS1</sub>	TXEN High to CRS Asserted Latency		4		ВТ
t <sub>CRS2</sub>	TXEN Low to CRS De-Asserted Latency		8		ВТ
t <sub>LAT</sub>	TXEN High to TXP/TXM Output (TX Latency)		4		ВТ
t <sub>SQE</sub>	COL (SQE) Delay Aftter TXEN Ae-Asserted		2.5		μS
t <sub>SQEP</sub>	COL (SQE) Pulse Duration		1.0		μS

**Table 2. 10BaseT MII Transmit Timing Parameters** 




Figure 5. 100BaseT MII Transmit Timing

Symbol	Parameter	Min	Тур	Max	Units
t <sub>SU1</sub>	TXD [3:0] Set-Up to TXC High	10			ns
t <sub>SU2</sub>	TXEN Set-Up to TXC High	10			ns
t <sub>HD1</sub>	TXD [3:0] Hold After TXC High	0			ns
t <sub>HD2</sub>	TXER Hold After TXC High	0			ns
t <sub>HD3</sub>	TXEN Hold After TXC High	0			ns
t <sub>CRS1</sub>	TXEN High to CRS Asserted Latency		4		ВТ
t <sub>CRS2</sub>	TXEN Low to CRS De-Asserted Latency		4		ВТ
t <sub>LAT</sub>	TXEN High to TX+/TX- Output (TX Latency)		9		ВТ

**Table 3. 100BaseT MII Transmit Timing Parameters** 





Figure 6. 100BaseT MII Receivce Timing

Symbol	Parameter	Min	Тур	Max	Units
t <sub>P</sub>	RXC Period		40		ns
$t_{WL}$	RXC Pulse Width	20			ns
$t_{WH}$	RXC Pulse Width	20			ns
t <sub>SU</sub>	RXD [3:0], RXER, RXDV Set-Up to Rising Edge of RXC		20		ns
t <sub>HD</sub>	RXD [3:0], RXER, RXDV Hold from Rising Edge of RXC		20		ns
t <sub>RLAT</sub>	CRS to RXD Latency, 4B or 5B Aligned		6		ВТ
t <sub>CRS1</sub>	"Start of Stream" to CSR Asserted	106		138	ns
t <sub>CRS2</sub>	"End of Stream" to CSR De-Asserted	154		186	ns

Table 4. 100BaseT MII Receive Timing Parameters






Figure 7. Auto-Negotiation/Fast Link Pulse Timing

Symbol	Parameter	Min	Тур	Max	Units
t <sub>BTB</sub>	FLP Burst to FLP Burst	8	16	24	ms
t <sub>FLPW</sub>	FLP Burst Width		2		ms
t <sub>PW</sub>	Clock/Data Pulse Width		100		ns
t <sub>CTD</sub>	Clock Pulse to Data Pulse		69		μS
t <sub>CTC</sub>	Clock Pulse to Clock Pulse Number of Clock/Data Pulses per Burst	17	136	33	μs μs

Table 5. Auto-Negotiation/Fast Link Pulse Timing




Figure 8. Serial Management Interface Timing

Symbol	Parameter	Min	Тур	Max	Units
t <sub>P</sub>	MDC Period		400		ns
t <sub>MD1</sub>	MDIO Set-Up to MDC (MDIO as input)	10			ns
t <sub>MD2</sub>	MDIO Hold after MDC (MDIO as input)	10			ns
t <sub>MD3</sub>	MDC to MDIO Valid (MDIO as output)		222		ns

**Table 6. Serial Management Interface Timing** 




Figure 9. Reset Timing

Symbol	Parameter	Min	Тур	Max	Units
t <sub>sr</sub>	Stable Supply Voltages to Reset High	10			ms
t <sub>cs</sub>	Configuration Set-Up Time	50			ns
t <sub>ch</sub>	Configuration Hold Time	50			ns
t <sub>rc</sub>	Reset to Strap-In Pin Output	50			μS

**Table 7. Reset Timing Parameters** 

### **Reset Circuit Diagram**

Micrel recommendeds the following discrete reset circuit as shown in Figure 10 when powering up the KS8721B/BT device. For the application where the reset circuit signal comes from another device (e.g., CPU, FPGA, etc), we recommend the reset circuit as shown in Figure 11.




Figure 10. Recommended Reset Circuit.




Figure 11. Recommended Circuit for Interfacing with CPU/FPGA Reset

At power-on-reset, R, C, and D1 provide the necessary ramp rise time to reset the Micrel device. The reset out from CPU/FPGA provides warm reset after power up. It is also recommended to power up the VDD core voltage earlier than VDDIO voltage. At worst case, the both VDD core and VDDIO voltages should come up at the same time.

# Selection of Isolation Transformer<sup>(Note 1)</sup>

One simple 1:1 isolation transformer is needed at the line interface. An isolation transformer with integrated common-mode choke is recommended for exceeding FCC requirements. The following table gives recommended transformer characteristics.

Characteristics Name	Value	Test Condition
Turns Ratio	1 CT : 1 CT	
Open-Circuit Inductance (min.)	350μH	100mV, 100 KHz, 8 mA
Leakage Inductance (max.)	0.4μΗ	1MHz (min.)
Inter-Winding Capacitance (max.)	12pF	
D.C. Resistance (max.)	0.9Ω	
Insertion Loss (max.)	1.0dB	0MHz to 65MHz
HIPOT (min.)	1500Vrms	

**Note 1.** The IEEE 802.3u standard for 100BaseTX assumes a transformer loss of 0.5dB. For the transmit line transformer, insertion loss of up to 1.3dB can be compensated by increasing the line drive current by means of reducing the ISET resistor value.

# **Selection of Reference Crystal**


An oscillator or crystal with the following typical characteristics is recommended.


Characteristics Name	Value	Units
Frequency	25.00000	MHz
Frequency Tolerance (max.)	±100	ppm
Load Capacitance (max.)	20	pF
Series Resistance (max.)	40	Ω


Single Port Magnetic Manufacturer	Part Number	Auto MDIX	Number of Ports		
Pulse	H1102	Yes	1		
Bel Fuse	S558-5999-U7	Yes	1		
YCL	PT163020	Yes	1		
Transpower	HB726	Yes	1		
Delta	LF8505	Yes	1		
LanKom	LF-H41S	Yes	1		
Integrated Transformers					
Pulse	J0011D21	Yes	1		
Pulse	J00-0061	Yes	1		

**Table 8. Qualified Transformer Lists** 

# **Package Information**







	DIME	NSION II	V MM	DIMENSION IN INCH		
SYMBOL	MIN.	NOM	MAX.	MIN.	NOM	MAX.
Α	2.413	2.591	2.794	0.095	0.102	0.110
A1	0.203	0.305	0.406	0.008	0.012	0.016
b	0.203		0.343	0.008		0.014
b1	0.203	0.254	0.305	0.008	0.010	0.012
С	0.127		0.254	0.005		0.010
c1	0.127		0.216	0.005		0.009
E	10.058	10.312	10.566	0.396	0.406	0.416
E1	7.391	7.493	7.595	0.291	0.295	0.299
е	0.6	35 BAS	iC	0	025 BAS	SIC
h	0.381		0.635	0.015		0.025
L	0.508		1.016	0.020		0.040
L1	0.254 BASIC		0.	010 BAS	SIC	
R1						
θ	0		5	0		5

	D (MM)			JEDEC
N	MIN.	NOM	MAX.	
48	15.748	15.875	16.002	MO-118AA
56	18.288	18.415	18.542	MO-118AB

48-Pin SSOP (SM)