

L6393

Half bridge gate driver

Datasheet - **production data**

Features

- High voltage rail up to 600 V
- dV/dt immunity ± 50 V/nsec in full temperature range
- Driver current capability:
	- 290 mA source,
	- 430 mA sink
- Switching times 75/35 nsec rise/fall with 1 nF load
- 3.3 V, 5 V CMOS/TTL input comparators with hysteresis
- Integrated bootstrap diode
- Uncommitted comparator
- Adjustable deadtime
- Compact and simplified layout
- Bill of material reduction
- Flexible, easy and fast design

Application

- Motor driver for home appliances
- Factory automation
- Industrial drives and fans
- HID ballasts
- Power supply units

Description

The L6393 is a high voltage device manufactured with the BCD™ "offline" technology. It is a single chip half bridge gate driver for the N-channel power MOSFET or IGBT.

The high-side (floating) section is designed to stand a voltage rail up to 600 V.

The logic inputs are CMOS/TTL compatible down to 3.3 V for the easy interfacing microcontroller/DSP.

The IC embeds an uncommitted comparator available for protections against overcurrent, overtemperature, etc.

This is information on a product in full production.

Contents

Block diagram $\overline{\mathbf{1}}$

Figure 1. Block diagram

2 Pin connection

Table 1. Pin description

1. The circuit provides less than 1 V on the LVG and HVG pins (at $I_{\text{sink}} = 10 \text{ mA}$), with V_{CC} > 3 V. This allows omitting the "bleeder" resistor connected between the gate and the source of the *external MOSFET* normally used to hold the pin low; the gate driver assures low impedance also in SD condition.

3 Truth table

Table 2. Truth table

1. X: don't care.

In the L6393 IC the two input signals PHASE and BRAKE are fed into an AND logic port and the resulting signal is in phase with the high-side output HVG and in opposition of phase with the low-side output LVG. This means that if BRAKE is kept to a high level, the PHASE signal drives the half bridge in phase with the HVG output and in opposition of phase with the LVG output. If BRAKE is set to a low level, the low-side output LVG is always ON and the high-side output HVG is always OFF, whatever the PHASE signal. This kind of logic interface provides the possibility to control the power stages using the PHASE signal to select the current direction in the bridge and the BRAKE signal to perform current slow decay on the low-sides.

From the point of view of the logic operations the two signals PHASE and BRAKE are completely equivalent, that means the two signals can be exchanged without any change in the behavior on the resulting output signals (see *[Figure 1](#page-2-1)*).

Note: The deadtime between the turn-OFF of one power switch and the turn-ON of the other power switch is defined by the resistor connected between the DT pin and the ground.

4 Electrical data

4.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

4.2 Thermal data

4.3 Recommended operating conditions

1. $V_{BO} = V_{BOOT} - V_{OUT}$

2. LVG off. V_{CC} = 10 V. Logic is operational if V_{BOOT} > 5 V, refer to AN2785 for more details.

3. At least one of the comparator's input must be lower than 2.5 V to guarantee proper operation.

ST

5 Electrical characteristics

5.1 AC operation

Table 6. AC operation electrical characteristics (V_{CC} = 15 V, T_J = +25 °C)

1. See *[Figure 4](#page-8-1).*

2. MDT = $I DT_{LH}$ - DT_{HL} I see *[Figure 5 on page 12](#page-11-1)*.

DocID14497 Rev 5 9/19

5.2 DC operation

Table 7. DC operation electrical characteristics (V_{CC} = 15 V; T_J = +25 °C)

Table 7. DC operation electrical characteristics (V_{CC} = 15 V; T₁ = +25 °C) (continued)

1. $V_{BO} = V_{BOOT} - V_{OUT}$

2. R_{DSon} is tested in the following way:
 $R_{DSon} = [(V_{CC} - V_{BOOT1}) - (V_{CC} - V_{BOOT2})] / [I_1(V_{CC}, V_{BOOT1}) - I_2(V_{CC}, V_{BOOT2})]$ where I_1 is the pin 14 current when $V_{BOOT} = V_{BOOT1}$, I_2 when $V_{BOOT} = V_{BOOT2}$.

Table 8. Sense comparator (V_{CC} = 15 V, T_J = +25 °C)⁽¹⁾

1. The comparator is disabled when V_{CC} is in UVLO condition.

6 Waveform definition

Typical application diagram $\overline{7}$

Figure 6. Application diagram

8 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is normally accomplished by a high voltage fast recovery diode (*[Figure 7](#page-14-0)*.a). In the L6393 device a patented integrated structure replaces the external diode. It is realized by a high voltage DMOS, driven synchronously with the low-side driver (LVG), with a diode in series, as shown in *[Figure 7](#page-14-0)*.b. An internal charge pump (*[Figure 7](#page-14-0)*.b) provides the DMOS driving voltage.

CBOOT Selection and charging

To choose the proper C_{BOOT} value the external MOSFET can be seen as an equivalent capacitor. This capacitor C_{EXT} is related to the MOSFET total gate charge:

Equation 1

$$
C_{\text{EXT}} = \frac{Q_{\text{gate}}}{V_{\text{gate}}}
$$

The ratio between the capacitors C_{EXT} and C_{BOOT} is proportional to the cyclical voltage loss. It has to be:

$$
\text{C}_{\text{BOOT}}\!\circ\!\text{C}_{\text{EXT}}
$$

E.g.: if Q_{gate} is 30 nC and V_{gate} is 10 V, C_{EXT} is 3 nF. With C_{BOOT} = 100 nF the drop would be 300 mV.

If HVG has to be supplied for a long time, the C_{BOOT} selection has to take into account also the leakage and quiescent losses.

E.g.: HVG steady state consumption is lower than 200 μ A, so if HVG T_{ON} is 5 ms, C_{BOOT} has to supply 1 µC to C_{EXT} . This charge on a 1 µF capacitor means a voltage drop of 1 V.

The internal bootstrap driver gives a great advantage: the external fast recovery diode can be avoided (it usually has a great leakage current).

This structure can work only if V_{OUT} is close to GND (or lower) and in the meanwhile the LVG is on. The charging time (T_{charge}) of the C_{BOOT} is the time in which both conditions are fulfilled and it has to be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS R_{DSon} (typical value: 120 Ω). At low frequency this drop can be neglected. Anyway increasing the frequency it must be taken in to account.

The following equation is useful to compute the drop on the bootstrap DMOS:

Equation 2

$$
V_{drop} = I_{charge}R_{dson} \rightarrow V_{drop} = \frac{Q_{gate}}{T_{charge}}R_{dson}
$$

where Q_{gate} is the gate charge of the external power MOSFET, R_{DSon} is the on resistance of the bootstrap DMOS, and *T_{charge}* is the charging time of the bootstrap capacitor.

For example: using a power MOSFET with a total gate charge of 30 nC the drop on the bootstrap DMOS is about 1 V, if the T_{charge} is 5 µs. In fact:

Equation 3

$$
V_{drop} = \frac{30nC}{5\mu S} \cdot 120\Omega \sim 0.7V
$$

 V_{drop} has to be taken into account when the voltage drop on C_{BOOT} is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK® is an ST trademark.

SO-14 package information

Figure 8. SO-14 package outline

Symbol	Dimensions					
	mm			inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.068
a1	0.1		0.2	0.003		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b ₁	0.19		0.25	0.007		0.010
$\mathsf C$		0.5			0.019	
c1	45° (typ.)					
D	8.55		8.75	0.336		0.344
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		7.62			0.300	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.68			0.026
$\mathbf S$	8° (max.)					

Table 9. SO-14 package mechanical data

Figure 9. SO-14 footprint

10 Order codes

Table 10. Order codes

11 Revision history

