

# L6986

# 38 V, 2 A synchronous step-down switching regulator with 30 μA quiescent current

Datasheet - production data



# Features

- 2 A DC output current
- 4 V to 38 V operating input voltage
- Low consumption mode or low noise mode
- 30 μA IQ at light load (LCM V<sub>OUT</sub> = 3.3 V)
- 8 μA I<sub>Q-SHTDWN</sub>
- Adjustable f<sub>SW</sub> (250 kHz 2 MHz)
- Output voltage adjustable from 0.85 V to V<sub>IN</sub>
- Embedded output voltage supervisor
- Synchronization
- Adjustable soft-start time
- Internal current limiting
- Overvoltage protection
- Output voltage sequencing
- Peak current mode architecture
- R<sub>DSON HS</sub> = 180 mΩ, R<sub>DSON LS</sub> = 150 mΩ
- Thermal shutdown

### **Applications**

- Designed for 12 V and 24 V buses
- Programmable logic controllers (PLCs)
- · Decentralized intelligent nodes
- Sensors and low noise applications (LNM)

# Description

The L6986 device is a step-down monolithic switching regulator able to deliver up to 2 A DC. The output voltage adjustability ranges from 0.85 V to VIN. Thanks to the P-channel MOSFET high-side power element, the device features 100% duty cycle operation. The wide input voltage range meets the specification for the 5 V, 12 V and 24 V power supplies. The "Low Consumption Mode" (LCM) is designed for applications active during idle mode, so it maximizes the efficiency at light load with controlled output voltage ripple. The "Low Noise Mode" (LNM) makes the switching frequency constant overload current range, meeting the low noise application specification. The output voltage supervisor manages the reset phase for any digital load (µC, FPGA, etc.). The RST open collector output can also implement output voltage sequencing during the power-up phase. The synchronous rectification, designed for high efficiency at medium - heavy load, and the high switching frequency capability make the size of the application compact. Pulse by pulse current sensing on both power elements implements an effective constant current protection.

August 2016

DocID025376 Rev 7

This is information on a product in full production.

# Contents

1	Арр	lication schematic
2	Pins	settings
	2.1	Pin connection
	2.2	Pin description
	2.3	Maximum ratings
	2.4	Thermal data
	2.5	ESD protection
3	Elec	trical characteristics8
4	Fund	ctional description
	4.1	Power supply and voltage reference
		Switchover feature
	4.2	Voltages monitor
	4.3	Soft-start and inhibit
		4.3.1 Ratiometric startup
		4.3.2 Output voltage sequencing
	4.4	Error amplifier
	4.5	Light load operation
		4.5.1 Low noise mode (LNM)
		4.5.2 Low consumption mode (LCM)
	4.6	Switchover feature
		4.6.1 LCM
		4.6.2 LNM
	4.7	Overcurrent protection
		OCP and switchover feature
	4.8	Overvoltage protection
	4.9	Thermal shutdown



5	Closi	ng the loop	4
	5.1	G <sub>CO</sub> (s) control to output transfer function 3	34
	5.2	Error amplifier compensation network 3	6
	5.3	Voltage divider	37
	5.4	Total loop gain	38
	5.5	Compensation network design 4	0
6	Appli	cation notes	2
	6.1	Output voltage adjustment 4	2
	6.2	Switching frequency	2
	6.3	MLF pin	2
	6.4	Voltage supervisor	3
	6.5	Synchronization (LNM) 4	4
	6.6	Design of the power components 4	9
		6.6.1 Input capacitor selection	19
		6.6.2 Inductor selection	50
		6.6.3 Output capacitor selection	51
7	Appli	cation board5	3
8	Efficie	ency curves	7
9	Packa	ge information	4
	9.1	HTSSOP16 package information 6	64
10	Order	codes	6
11	Revis	ion history6	<b>;7</b>



# 1 Application schematic





Figure 1. Application schematic



# 2 Pin settings

# 2.1 Pin connection



# 2.2 Pin description

#### Table 1. Pin description

No.	Pin	Description
1	RST	The RST open collector output is driven low when the output voltage is out of regulation. The RST is released after an adjustable time DELAY once the output voltage is over the active delay threshold.
2	VCC	Connect a ceramic capacitor ( $\geq$ 470 nF) to filter internal voltage reference. This pin supplies the embedded analog circuitry.
3	SS/INH	An open collector stage can disable the device clamping this pin to GND ( $\overline{\text{INH}}$ mode). An internal current generator (4 $\mu$ A typ.) charges the external capacitor to implement the soft-start.
4	SYNCH	Master / slave synchronization. In LNM leave floating when not used.
5	FSW	A pull up resistor (E24 series only) to VCC or pull down to GND selects the switching frequency. Pinstrapping is active only before the soft-start phase to minimize the IC consumption.
6	MLF	A pull up resistor (E24 series only) to VCC or pull down to GND selects the low noise mode/low consumption mode and the active RST threshold. Pinstrapping is active only before the soft-start phase to minimize the IC consumption.
7	COMP	Output of the error amplifier. The designed compensation network is connected at this pin.
8	DELAY	An external capacitor connected at this pin sets the time DELAY to assert the rising edge of the RST o.c. after the output voltage is over the reset threshold. If this pin is left floating, RST is like a power good.
9	FB	Inverting input of the error amplifier
10	SGND	Signal GND
11	PGND	Power GND



No.	Pin	Description
12	PGND	Power GND
13	LX	Switching node
14	LX	Switching node
15	VIN	DC input voltage
16	V <sub>BIAS</sub>	Typically connected to the regulated output voltage. An external voltage reference can be used to supply part of the analog circuitry to increase the efficiency at light load. Connect to GND if not used.
	E. p.	Exposed pad must be connected to SGND, PGND.

### Table 1. Pin description (continued)

# 2.3 Maximum ratings

Symbol	Description	Min.	Max.	Unit
V <sub>IN</sub>		-0.3	40	V
DELAY		-0.3	V <sub>CC</sub> + 0.3	V
PGND		SGND - 0.3	SGND + 0.3	V
SGND				V
V <sub>CC</sub>		-0.3	(V <sub>IN</sub> + 0.3) OR [max. 4]	V
SS / INH	See Table 1	-0.3	V <sub>IN</sub> + 0.3	V
MLF		-0.3	V <sub>CC</sub> + 0.3	V
COMP		-0.3	V <sub>CC</sub> + 0.3	V
FB		-0.3	V <sub>CC</sub> + 0.3	V
FSW		-0.3	V <sub>CC</sub> + 0.3	V
SYNCH		-0.3	V <sub>IN</sub> + 0.3	V
V <sub>BIAS</sub>		-0.3	(V <sub>IN</sub> + 0.3) OR [max. 6]	V
RST		-0.3	V <sub>IN</sub> + 0.3	V
LX		-0.3	V <sub>IN</sub> + 0.3	V
TJ	Operating temperature range	-40	150	°C
T <sub>STG</sub>	Storage temperature range		-65 to 150	°C
T <sub>LEAD</sub>	Lead temperature (soldering 10 sec.)		260	°C
I <sub>HS</sub> , I <sub>LS</sub>	High-side / low-side switch current		2	А

#### Table 2. Absolute maximum ratings



# 2.4 Thermal data

Symbol	Parameter	Value	Unit
R <sub>th JA</sub>	Thermal resistance junction ambient (device soldered on the $STMicroelectronics^{\ensuremath{\mathbb{R}}}$ demonstration board)	40	C/W
R <sub>th JC</sub>	Thermal resistance junction to exposed pad for board design (not suggested to estimate ${\sf T}_{\sf J}$ from power losses)	5	C/W

#### Table 3. Thermal data

# 2.5 ESD protection

Symbol	Test condition	Value	Unit
ESD	НВМ	2	KV
	MM	200	V
	CDM	500	V

#### Table 4. ESD protection



# **3** Electrical characteristics

 $T_J$  = 25 °C,  $V_{IN}$  = 12 V unless otherwise specified.

Symbol	Parameter	Test condition	Note	Min.	Тур.	Max.	Unit
V <sub>IN</sub>	Operating input voltage range			4		38	
V <sub>INH</sub>	V <sub>CC</sub> UVLO rising threshold			2.7		3.5	V
V <sub>INL</sub>	V <sub>CC</sub> UVLO falling threshold			2.5		3.5	
		Duty cycle < 40%		2.6			
I <sub>PK</sub>	Peak current limit	Duty cycle = 100% closed loop operation		2.1			A
I <sub>VY</sub>	Valley current limit			2.7			
I <sub>SKIP</sub>	Skip current limit		(1)		0.6	0.8	
I <sub>VY_SNK</sub>	Reverse current limit	LNM or V <sub>OUT</sub> overvoltage		0.5	1	2	
R <sub>DSON HS</sub>	High-side RDSON	I <sub>SW</sub> = 1 A			0.18	0.360	Ω
R <sub>DSON LS</sub>	Low-side RDSON	I <sub>SW</sub> = 1 A			0.15	0.300	52
f <sub>SW</sub>	Selected switching frequency	FSW pinstrapping before SS		see Table 6: f <sub>SW</sub> select		ction	
I <sub>FSW</sub>	FSW biasing current	SS ended			0	500	nA
LCM/LNM	Low noise mode / Low consumption mode selection	MLF pinstrapping before SS		see Table 7: LNM / LO selection on page 1.			
I <sub>MLF</sub>	MLF biasing current	SS ended			0	500	nA
D	Duty cycle		(2)	0		100	%
T <sub>ON MIN</sub>	Minimum On time				100		ns
VCC regulat	tor		•				
M	LDO output voltage	V <sub>BIAS</sub> = GND (no switchover)		2.9	3.3	3.6	_
V <sub>CC</sub>		V <sub>BIAS</sub> = 5 V (switchover)		2.9	3.3	3.6	
SWO	V threshold	Switch internal supply from $V_{\text{IN}}$ to $V_{\text{BIAS}}$		2.85		3.2	V
SWO	V <sub>BIAS</sub> threshold	Switch internal supply from $V_{BIAS}$ to $V_{IN}$		2.8		3.15	



	~~	~~~	
L	69	86	

Symbol	Parameter	Test condition	Note	Min.	Тур.	Max.	Unit
Power cons	umption						
I <sub>SHTDWN</sub>	Shutdown current from VIN	V <sub>SS/INH</sub> = GND		4	8	15	μA
		LCM - SWO $V_{REF} < V_{FB} < V_{OVP}$ (SLEEP) $V_{BIAS} = 3.3 V$	(3)	4	10	15	
		LCM - NO SWO V <sub>REF</sub> < V <sub>FB</sub> < V <sub>OVP</sub> (SLEEP) V <sub>BIAS</sub> = GND	(3)	45	70	100	μA
I <sub>Q</sub> OPVIN	Quiescent current from V <sub>IN</sub>	LNM - SWO $V_{FB}$ = GND (NO SLEEP) $V_{BIAS}$ = 3.3 V		0.5	1.5	5	
		<b>LNM - NO SWO</b> $V_{FB}$ = GND (NO SLEEP) $V_{BIAS}$ = GND		2	2.8	6	mA
la	Quiescent current from V <sub>BIAS</sub>	LCM - SWO $V_{REF} < V_{FB} < V_{OVP}$ (SLEEP) $V_{BIAS}$ = 3.3 V	(3)	30	50	90	μA
I <sub>Q</sub> OPVBIAS		LNM - SWO V <sub>FB</sub> = GND (NO SLEEP) V <sub>BIAS</sub> = 3.3 V		0.5	1.2	5	mA
Soft-start						•	•
V <sub>INH</sub>	VSS threshold	SS rising		200	460	700	m)/
V <sub>INH HYST</sub>	VSS hysteresis				60		mV
I <sub>SS CH</sub>	C <sub>SS</sub> charging current	V <sub>SS</sub> < V <sub>INH</sub> OR t < T <sub>SS SETUP</sub> OR V <sub>EA+</sub> > V <sub>FB</sub>	(2)		1		μA
		t > T <sub>SS SETUP</sub> AND V <sub>EA+</sub> < V <sub>FB</sub>	(2)		4		
V <sub>SS_L_CLMP</sub>	SS discharge voltage	V <sub>CC</sub> < V <sub>CCH</sub> OR t < T <sub>SS SETUP</sub> OR thermal fail		855	900	945	mV
V <sub>SS START</sub>	Start of internal error amplifier ramp			0.995	1.1	1.150	V
SS <sub>GAIN</sub>	SS/INH to internal error amplifier gain				3		
$V_{SS_H_CLMP}$	SS/INH voltage at the end of SS phase				2.5	3.6	V
Error amplif	ier						
V <sub>FB</sub>	Voltage feedback			0.841	0.85	0.859	V
I <sub>FB</sub>	FB biasing current				50	500	nA
G <sub>m</sub>	Transconductance		ł	85	155	210	μS

Table 5.	Electrical	characteristics	(continued)
10.510 01		0114140101101100	(0011111000)



Symbol	Parameter	Test condition	Note	Min.	Тур.	Max.	Unit
A <sub>V</sub>	Error amplifier gain		(2)		100		dB
I <sub>COMP</sub>	EA output current capability			±6	±12	±25	μA
Inner curren	it loop						
9cs	Current sense transconductance $(V_{COMP}$ to inductor current gain)	lpk = 1 A	(4)		2.5		A/V
$V_{PP} \cdot g_{CS}$	Slope compensation		(4)	0.4	0.75	1.0	А
Overvoltage	protection			•		•	
V <sub>OVP</sub>	Overvoltage trip (V <sub>OVP</sub> /V <sub>REF</sub> )			1.15	1.2	1.25	
V <sub>OVP HYST</sub>	Overvoltage hysteresis			0.5	2	5	%
Synchroniza	ation (fan out: 6 slave devices typ.)						
f <sub>SYN MIN</sub>	Synchronization frequency	LNM; f <sub>SW</sub> = VCC		266.5			kHz
V <sub>SYN TH</sub>	SYNCH input threshold	LNM, SYNCH rising		0.70		1.2	V
V <sub>SYN HYST</sub>	SYNCH input threshold hysteresis	LNM			20		mV
I <sub>SYN</sub>	SYNCH pulldown current	LNM, V <sub>SYN</sub> = 1.2 V			0.7		mA
M	high level output	LNM, 5 mA sinking load		1.40			v
V <sub>SYN OUT</sub> low level output		LNM, 0.7 mA sourcing load				0.6	v
Reset	•						1
V <sub>THR</sub>	Selected RST threshold	MLF pinstrapping before SS	see Table 7				
V <sub>THR HYST</sub>	RST hysteresis		(2)		2		%
V <sub>RST</sub>	RST open collector output	V <sub>IN</sub> > V <sub>INH</sub> AND V <sub>FB</sub> < V <sub>TH</sub> 4 mA sinking load				0.4	
		2 < V <sub>IN</sub> < V <sub>INH</sub> 4 mA sinking load				0.8	V
Delay							
V <sub>THD</sub>	RST open collector released as soon as V <sub>DELAY</sub> > V <sub>THD</sub>	V <sub>FB</sub> > V <sub>THR</sub>		1.19	1.234	1.258	V
I <sub>D CH</sub>	C <sub>DELAY</sub> charging current	V <sub>FB</sub> > V <sub>THR</sub>		1	2	3	μA
Thermal shu	ıtdown						
T <sub>SHDWN</sub>	Thermal shutdown temperature		(2)		165		
T <sub>HYS</sub>	Thermal shutdown hysteresis		(2)		30		°C

Table 5. Electrical characteristics (continued)

1. Parameter tested in static condition during testing phase. Parameter value may change over dynamic application condition.

2. Not tested in production.

3. LCM enables SLEEP mode at light load.

4. Measured at  $f_{SW}$  = 250 kHz.



All the population tested	at T <sub>J</sub> = 25 °	°C, V <sub>IN</sub> = 12 V	unless otherwise specified.
---------------------------	--------------------------	----------------------------	-----------------------------

Symbol	R <sub>VCC</sub> (E24 series) R <sub>GND</sub> (E24 series) 1		f <sub>SW</sub> min.	f <sub>SW</sub> typ.	f <sub>SW</sub> max.	Note	Unit
	0 Ω	NC	225	250	275	(1)	
	1.8 kΩ	NC		285			
	3.3 kΩ	NC		330		(2)	
	5.6 k $\Omega$	NC		380		(-)	
	10 kΩ	NC		435			
	NC	0 Ω	450	500	550	(1)	
f <sub>SW</sub>	18 kΩ	NC		575			kHz
	33 kΩ	NC		660		(2)	
	56 kΩ	NC		755		(-)	
	NC	1.8 kΩ		870			
	NC	3.3 kΩ	900	1000	1100		
	NC	5.6 k $\Omega$		1150		(2)	
NC	NC	10 kΩ		1310		(=)	
	NC	18 kΩ		1500		(2), (3)	
	NC	33 kΩ	1575	1750	1925	(3)	
	NC	56 k $\Omega$	1800	2000	2200	(3)	

Table	6.	fsw	sel	ection
IUNIO	•••	SVV		00000

1. Preferred codifications don't require any external resistor.

2. Not tested in production.

3. No synchronization as slave in LNM.



Symbol	R <sub>VCC</sub> (E24 series)	R <sub>GND</sub> (E24 series)	Operating mode	V <sub>RST</sub> /V <sub>OUT</sub> (tgt value)	V <sub>RST</sub> min.	V <sub>RST</sub> typ.	V <sub>RST</sub> max.	Unit
	0 Ω	NC		93%	0.779	0.791	0.802	
	8.2 kΩ ± 1%	NC	LCM	80%	0.670	0.680	0.690	
	18 kΩ ± 1%	NC		87%	0.728	0.740	0.751	
V.	39 kΩ ± 1%	NC		96%	0.804	0.816	0.828	v
V <sub>RST</sub>	NC	0 Ω		93%	0.779	0.791	0.802	v
	NC	8.2 kΩ ± 1%		80%	0.670	0.680	0.690	
	NC	18 kΩ ± 1%		87%	0.728	0.740	0.751	
	NC	39 kΩ ± 1%		96%	0.804	0.816	0.828	

Table 7. LNM / LCM selection

 $V_{RST}$  = 0.791 V typical, LNM and LCM preferred codifications don't require any external resistor.



# 4 Functional description

The L6986 device is based on a "peak current mode", constant frequency control. As a consequence, the intersection between the error amplifier output and the sensed inductor current generates the PWM control signal to drive the power switch.

The device features LNM (low noise mode) that is forced PWM control, or LCM (low consumption mode) to increase the efficiency at light load.

The main internal blocks shown in the block diagram in *Figure 3* are:

- Embedded power elements. Thanks to the P-channel MOSFET as high-side switch the device features low dropout operation
- A fully integrated sawtooth oscillator with adjustable frequency
- A transconductance error amplifier
- The high-side current sense amplifier to sense the inductor current
- A "Pulse Width Modulator" (PWM) comparator and the driving circuitry of the embedded power elements
- The soft-start blocks to ramp the error amplifier reference voltage and so decreases the inrush current at power-up. The SS/INH pin inhibits the device when driven low.
- The switchover capability of the internal regulator to supply a portion of the quiescent current when the V<sub>BIAS</sub> pin is connected to an external output voltage
- The synchronization circuitry to manage master / slave operation and the synchronization to an external clock
- The current limitation circuit to implement the constant current protection, sensing pulse by pulse high-side / low-side switch current. In case of heavy short-circuit the current protection is fold back to decrease the stress of the external components
- A circuit to implement the thermal protection function
- The OVP circuitry to discharge the output capacitor in case of overvoltage event
- MLF pin strapping sets the LNM/LCM mode and the thresholds of the RST comparator
- FSW pinstrapping sets the switching frequency
- The RST open collector output






Figure 3. Internal block diagram

### 4.1 **Power supply and voltage reference**

The internal regulator block consists of a start-up circuit, the voltage pre-regulator that provides current to all the blocks and the bandgap voltage reference. The starter supplies the startup current when the input voltage goes high and the device is enabled (SS/INH pin over the inhibits threshold).

The pre-regulator block supplies the bandgap cell and the rest of the circuitry with a regulated voltage that has a very low supply voltage noise sensitivity.


#### Switchover feature

The switchover scheme of the pre-regulator block features to derive the main contribution of the supply current for the internal circuitry from an external voltage (3 V <  $V_{BIAS}$  < 5.5 V is typically connected to the regulated output voltage). This helps to decrease the equivalent quiescent current seen at  $V_{IN}$ . (please refer to *Section 4.6: Switchover feature on page 27*).

### 4.2 Voltages monitor

An internal block continuously senses the V<sub>CC</sub>, V<sub>BIAS</sub> and V<sub>BG</sub>. If the monitored voltages are good, the regulator starts operating. There is also a hysteresis on the V<sub>CC</sub> (UVLO).





#### Figure 4. Internal circuit

#### 4.3 Soft-start and inhibit

The soft-start and inhibit features are multiplexed on the same pin. An internal current source charges the external soft-start capacitor to implement a voltage ramp on the SS/INH pin. The device is inhibited as long as the SS/INH pin voltage is lower than the VINH threshold and the soft-start takes place when SS/INH pin crosses V<sub>SS START</sub>. (see Figure 5: Soft-start phase).

The internal current generator sources 1 µA typ. current when the voltage of the VCC pin crosses the UVLO threshold. The current increases to 4  $\mu$ A typ. as soon as the SS/INH voltage is higher than the V<sub>INH</sub> threshold. This feature helps to decrease the current consumption in inhibit mode. An external open collector can be used to set the inhibit operation clamping the SS/INH voltage below V<sub>INH</sub> threshold.

The startup feature minimizes the inrush current and decreases the stress of the power components during the power-up phase. The ramp implemented on the reference of the error amplifier has a gain three times higher (SS<sub>GAIN</sub>) than the external ramp present at SS/INH pin.






Figure 5. Soft-start phase

The  $C_{SS}$  is dimensioned accordingly with *Equation 1*:

#### **Equation 1**

$$C_{SS} = SS_{GAIN} \bullet \frac{I_{SSCH} \bullet T_{SS}}{V_{FB}} = 3 \bullet \frac{4\mu A \bullet T_{SS}}{0.85V}$$

where  $T_{SS}$  is the soft-start time,  $I_{SS CH}$  the charging current and  $V_{FB}$  the reference of the error amplifier.

The soft-start block supports the precharged output capacitor.









Figure 6. Soft-start phase with precharged COUT

During normal operation a new soft-start cycle takes place in case of:

- Thermal shutdown event
- UVLO event
- The device is driven in INH mode

The soft-start capacitor is discharged with a 0.6 mA typ. current capability for 1 msec time max. For complete and proper capacitor discharge in case of fault condition, a maximum  $C_{SS}$  = 67 nF value is suggested.

The application example in *Figure* 7 shows how to enable the L6986 and perform the softstart phase driven by an external voltage step, for example the signal from the ignition switch in automotive applications.







The maximum capacitor value has to be limited to guarantee the device can discharge it in case of thermal shutdown and UVLO events (see *Figure 9*), so restart the switching activity ramping the error amplifier reference voltage.

#### **Equation 2**

$$C_{SS} < \frac{-1 \text{ msec}}{R_{SS\_EQ} \cdot \ln\left(1 - \frac{V_{SS\_FINAL} - 0.9 \text{ V}}{600 \text{ }\mu\text{A} - R_{SS\_EQ}}\right)}$$

where:

#### **Equation 3**

$$R_{SS\_EQ} = \frac{R_{UP} \cdot R_{DWN}}{R_{UP} + R_{DWN}} \qquad V_{SS\_FINAL} = (V_{STEP} - V_{DIODE}) \cdot \frac{R_{DWN}}{R_{UP} + R_{DWN}}$$

The optional diode prevents to disable the device if the external source drops to ground.

 $R_{UP}$  value is selected in order to make the capacitor charge at first approximation independent from the internal current generator (4  $\mu$ A typ. current capability, see *Table 5 on page 8*), so:

#### **Equation 4**

$$\frac{V_{STEP} - V_{DIODE} - V_{SS END}}{R_{UP}} \gg I_{SS CHARGE} \equiv 4 \mu A$$

where:

#### **Equation 5**

$$V_{SS END} = V_{SS START} + \frac{V_{FB}}{SS_{GAIN}}$$

represents the SS/INH voltage correspondent to the end of the ramp on the error amplifier (see *Figure 5*); refer to *Table 5* for  $V_{SS START}$ ,  $V_{FB}$  and  $SS_{GAIN}$  parameters.

As a consequence the voltage across the soft-start capacitor can be written as:

#### **Equation 6**

$$v_{SS}(t) = V_{SS\_FINAL} \cdot \frac{1}{1 - e^{-\frac{t}{C_{SS} \cdot R_{SS\_EQ}}}}$$

 $R_{SS\_DOWN}$  is selected to guarantee the device stays in inhibit mode when the internal generator sources 1  $\mu A$  typ. out of the SS/INH pin and  $V_{STEP}$  is not present:

#### **Equation 7**

$$R_{DWN} \cdot I_{SS \text{ INHIBIT}} \equiv R_{DWN} \cdot 1 \ \mu A \ll V_{INH} \equiv 200 \text{ mV}$$

SO:

**Equation 8** 

 $R_{DWN} < 100 \ k\Omega$ 

 $\mathsf{R}_{\mathsf{UP}}$  and  $\mathsf{R}_{\mathsf{DWN}}$  are selected to guarantee:

#### **Equation 9**

$$V_{SS FINAL} \cong 2 V > V_{SS END}$$

The time to ramp the internal voltage reference can be calculated from *Equation 10*:

#### **Equation 10**

$$\mathsf{T}_{\mathsf{SS}} = \mathsf{C}_{\mathsf{SS}} \cdot \mathsf{R}_{\mathsf{SS}} \mathsf{_{EQ}} \cdot \mathsf{In} \left( \frac{\mathsf{V}_{\mathsf{SS}}\mathsf{_{\mathsf{FINAL}}} - \mathsf{V}_{\mathsf{SS}}\mathsf{_{\mathsf{START}}}}{\mathsf{V}_{\mathsf{SS}}\mathsf{_{\mathsf{FINAL}}} - \mathsf{V}_{\mathsf{SS}}\mathsf{_{\mathsf{START}}}} \right)$$

that is the equivalent soft-start time to ramp the output voltage.

*Figure 8* shows the soft-start phase with the following component selection:  $R_{UP}$  = 180 k $\Omega$ ,  $R_{DWN}$  = 33 k $\Omega$ ,  $C_{SS}$  = 200 nF, the 1N4148 is a small signal diode and  $V_{STEP}$  = 13 V.





The circuit in *Figure* 7 introduces a time delay between  $V_{STEP}$  and the switching activity that can be calculated as:

#### **Equation 11**

$$\mathsf{T}_{\mathsf{SS}\;\mathsf{DELAY}} = \mathsf{C}_{\mathsf{SS}} \cdot \mathsf{R}_{\mathsf{SS}\_\mathsf{EQ}} \cdot \mathsf{In}\left(\frac{\mathsf{V}_{\mathsf{SS}\_\mathsf{FINAL}}}{\mathsf{V}_{\mathsf{SS}}\_\mathsf{FINAL} - \mathsf{V}_{\mathsf{SS}\;\mathsf{START}}}\right)$$

*Figure 9* shows how the device discharges the soft-start capacitor after an UVLO or thermal shutdown event in order to restart the switching activity ramping the error amplifier reference voltage.



DocID025376 Rev 7





Figure 9. External soft-start after UVLO or thermal shutdown





### 4.3.1 Ratiometric startup

The ratiometric startup is implemented sharing the same soft-start capacitor for a set of the L6986 device.





As a consequence all the internal current generators charge in parallel the external capacitor. The capacitor value is dimensioned accordingly with *Equation 12*:

#### **Equation 12**

$$C_{SS} = n_{L6986} \bullet SS_{GAIN} \bullet \frac{I_{SSCH} \bullet T_{SS}}{V_{FB}} = n_{L6986} \bullet 3 \bullet \frac{4\mu A \bullet T_{SS}}{0.85V}$$

where  $n_{L6986}$  represents the number of devices connected in parallel.

For better tracking of the different output voltages the synchronization of the set of regulators is suggested.






Figure 11. Ratiometric startup operation

### 4.3.2 Output voltage sequencing

The L6986 device implements sequencing connecting the RST pin of the master device to the SS/INH of the slave. The slave is inhibited as long as the master output voltage is outside regulation so implementing the sequencing (see *Figure 12*).



High flexibility is achieved thanks to the programmable RST thresholds (see *Table 7: LNM / LCM selection on page 12*) and programmable delay time. To minimize the component count the DELAY pin capacitor can be also omitted so the pin works as a normal power good.

# 4.4 Error amplifier

The voltage error amplifier is the core of the loop regulation. It is a transconductance operational amplifier whose non inverting input is connected to the internal voltage reference (0.85 V), while the inverting input (FB) is connected to the external divider or directly to the output voltage.

Description	Values
Transconductance	155 µS
Low frequency gain	100 dB

#### Table 8. Uncompensated error amplifier characteristics

The error amplifier output is compared with the inductor current sense information to perform PWM control. The error amplifier also determines the burst operation at light load when the LCM is active.



## 4.5 Light load operation

The MLF pinstrapping during the power-up phase determines the light load operation (refer to *Table 7: LNM / LCM selection*).

### 4.5.1 Low noise mode (LNM)

The low noise mode implements a forced PWM operation over the different loading conditions. The LNM features a constant switching frequency to minimize the noise in the final application and a constant voltage ripple at fixed  $V_{IN}$ . The regulator in steady loading condition never skip pulses and it operates in continuous conduction mode (CCM) over the different loading conditions.




Figure 13. Low noise mode operation

Typical applications for the LNM operation are car audio, sensors.

### 4.5.2 Low consumption mode (LCM)

The low consumption mode maximizes the efficiency at light load. The regulator prevents the switching activity whenever the switch peak current request is lower than the  $I_{SKIP}$  threshold (700 mA typical). As a consequence the L6986 device works in bursts and it minimizes the quiescent current request in the meantime between the switching operation.








Figure 14. LCM operation at zero load

Given the energy stored in the inductor during a burst, the voltage ripple depends on the capacitor value:

#### **Equation 13**

$$V_{\text{OUT RIPPLE}} = \frac{\Delta Q_{\text{IL}}}{C_{\text{OUT}}} = \frac{\int_{0}^{T_{\text{BURST}}} (i_{\text{L}}(t) \cdot dt)}{C_{\text{OUT}}}$$







Figure 15. LCM operation over loading condition (part 1)





DocID025376 Rev 7








Figure 17. The regulator works in CCM

### 4.6 Switchover feature

The switchover maximizes the efficiency at light load that is crucial for LCM applications.

#### 4.6.1 LCM

The LCM operation satisfies the high efficiency requirements of the battery powered applications. In order to minimize the regulator quiescent current request from the input voltage, the V<sub>BIAS</sub> pin can be connected to an external voltage source in the range  $3 \text{ V} < \text{V}_{\text{BIAS}} < 5.5 \text{ V}$  (see Section 4.1: Power supply and voltage reference on page 14).

In case the V<sub>BIAS</sub> pin is connected to the regulated output voltage (V<sub>OUT</sub>), the total current drawn from the input voltage can be calculated as:

#### **Equation 14**

$$I_{QVIN} = I_{QOPVIN} + \frac{1}{\eta_{L6986}} \bullet \frac{V_{BIAS}}{V_{IN}} \bullet I_{QOPVBIAS}$$

where *IQ OP V<sub>IN</sub>*, *IQ OP V<sub>BIAS</sub>* are defined in *Table 5: Electrical characteristics on page 8* and  $\eta_{L6986}$  is the efficiency of the conversion in the working point.

#### 4.6.2 LNM

*Equation 14* is also valid when the device works in LNM and it can increase the efficiency at medium load since the regulator always operates in continuous conduction mode.



DocID025376 Rev 7

# 4.7 Overcurrent protection

The current protection circuitry features a constant current protection, so the device limits the maximum peak current (see *Table 5: Electrical characteristics on page 8*) in overcurrent condition.

The L6986 device implements a pulse by pulse current sensing on both power elements (high-side and low-side switches) for effective current protection over the duty cycle range. The high-side current sensing is called "peak" the low-side sensing "valley".

The internal noise generated during the switching activity makes the current sensing circuitry ineffective for a minimum conduction time of the power element. This time is called "masking time" because the information from the analog circuitry is masked by the logic to prevent an erroneous detection of the overcurrent event. As a consequence, the peak current protection is disabled for a masking time after the high-side switch is turned on, the valley for a masking time after the low-side switch is turned on. In other words, the peak current protection can be ineffective at extremely low duty cycles, the valley current protection at extremely high duty cycles.

The L6986 device assures an effective overcurrent protection sensing the current flowing in both power elements. In case one of the two current sensing circuitry is ineffective because of the masking time, the device is protected sensing the current on the opposite switch. Thus, the combination of the "peak" and "valley" current limits assure the effectiveness of the overcurrent protection even in extreme duty cycle conditions.

The valley current threshold is designed higher than the peak to guarantee a proper operation. In case the current diverges because of the high-side masking time, the low-side power element is turned on until the switch current level drops below the valley current sense threshold. The low-side operation is able to prevent the high-side turn on, so the device can skip pulses decreasing the swathing frequency.




Figure 18. Valley current sense operation in overcurrent condition

*Figure 18* shows the switching frequency reduction during the valley current sense operation in case of extremely low duty cycle ( $V_{IN}$  = 38 V,  $f_{SW}$  = 500 kHz short-circuit condition).

In worst case scenario (like *Figure 18*) of the overcurrent protection the switch current is limited to:

#### **Equation 15**

$$I_{MAX} = I_{VALLEYTH} + \frac{V_{IN} - V_{OUT}}{L} \bullet T_{MASKHS}$$

where  $I_{VALLEY\_TH}$  is the current threshold of the valley sensing circuitry (see *Table 5: Electrical characteristics on page 8*) and  $T_{MASK\_HS}$  is the masking time of the high-side switch 100 nsec. typ.).

In most of the overcurrent conditions the conduction time of the high-side switch is higher than the masking time and so the peak current protection limits the switch current.

#### **Equation 16**

$$I_{MAX} = I_{PEAK_TH}$$






Figure 19. Peak current sense operation in overcurrent condition

The DC current flowing in the load in overcurrent condition is:

#### **Equation 17**

$$I_{DCOC}(V_{OUT}) = I_{MAX} - \frac{I_{RIPPLE}(V_{OUT})}{2} = I_{MAX} - \left(\frac{V_{IN} - V_{OUT}}{2 \bullet L} \bullet T_{ON}\right)$$

### **OCP and switchover feature**

Output capacitor discharging the current flowing to ground during heavy short-circuit events is only limited by parasitic elements like the output capacitor ESR and short-circuit impedance.

Due to parasitic inductance of the short-circuit impedance, negative output voltage oscillations can be generated with huge discharging current levels (see *Figure 20*).







Figure 20. Output voltage oscillations during heavy short-circuit







DocID025376 Rev 7

The V<sub>BIAS</sub> pin absolute maximum ratings (see *Table 2: Absolute maximum ratings on page 6*) must be satisfied over the different dynamic conditions.

If V<sub>BIAS</sub> is connected to GND there are no issues (see *Figure 20* and *Figure 21*).

A small resistor value (few ohms) in series with V<sub>BIAS</sub> can help to limit the pin negative voltage (see *Figure 22*) during heavy short-circuit events if it is connected to the regulated output voltage.




Figure 22. V<sub>BIAS</sub> in heavy short-circuit event

### 4.8 Overvoltage protection

The overvoltage protection monitors the FB pin and enables the low-side MOSFET to discharge the output capacitor if the output voltage is 20% over the nominal value.

This is a second level protection and should never be triggered in normal operating conditions if the system is properly dimensioned. In other words, the selection of the external power components and the dynamic performance determined by the compensation network should guarantee an output voltage regulation within the overvoltage threshold even during the worst case scenario in term of load transitions.

The protection is reliable and also able to operate even during normal load transitions for a system whose dynamic performance is not in line with the load dynamic request. As a consequence the output voltage regulation would be affected.

*Figure 23* shows the overvoltage operation during a negative steep load transient for a system designed with huge inductor value and small output capacitor. The inductor value limits the switch current slew rate and the extra charge flowing into the small capacitor value



generates an overvoltage event. This can be considered as an example for a system with dynamic performance not in line with the load request.

The L6986 device implements a 1 A typ. negative current limitation to limit the maximum reversed switch current during the overvoltage operation.







### 4.9 Thermal shutdown

The shutdown block disables the switching activity if the junction temperature is higher than a fixed internal threshold (165 °C typical). The thermal sensing element is close to the power elements, ensuring fast and accurate temperature detection. A hysteresis of approximately 30 °C prevents the device from turning ON and OFF continuously. When the thermal protection runs away a new soft-start cycle will take place.



# 5 Closing the loop





# 5.1 G<sub>CO</sub>(s) control to output transfer function

The accurate control to output transfer function for a buck peak current mode converter can be written as:

#### **Equation 18**

$$G_{CO(s)} = R_{LOAD} \bullet gcs \bullet \frac{1}{1 + \frac{R_{LOAD} \bullet T_{SW}}{L} \bullet [m_{C} \bullet (1 - D) - 0.5]} \bullet \frac{\left(1 + \frac{s}{\omega_{z}}\right)}{\left(1 + \frac{s}{\omega_{p}}\right)} \bullet F_{H}(s)$$

where  $R_{LOAD}$  represents the load resistance,  $g_{CS}$  the equivalent sensing transconductance of the current sense circuitry,  $\omega_p$  the single pole introduced by the power stage and  $\omega_z$  the zero given by the ESR of the output capacitor.

 $F_H(s)$  accounts the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.



#### **Equation 19**

$$\omega_{z} = \frac{1}{\text{ESR} \bullet \text{C}_{\text{OUT}}}$$

**Equation 20** 

$$\omega_{p} = \frac{1}{R_{LOAD} \bullet C_{OUT}} + \frac{m_{c} \bullet (1 - D) - 0.5}{L \bullet C_{OUT} \bullet f_{SW}}$$

where:

**Equation 21** 

$$\begin{pmatrix} m_{C} = 1 + \frac{S_{e}}{S_{n}} \\ S_{e} = V_{PP} \cdot g_{CS} \cdot f_{SW} \\ S_{n} = \frac{V_{IN} - V_{OUT}}{L} \end{cases}$$

 $S_n$  represents the on time slope of the sensed inductor current,  $S_e$  the on time slope of the external ramp (V<sub>PP</sub> peak-to-peak amplitude) that implements the slope compensation to avoid sub-harmonic oscillations at duty cycle over 50%.

 $S_e$  can be calculated from the parameter  $V_{PP} \cdot g_{CS}$  given in Table 5 on page 8.

The sampling effect contribution  $F_H(s)$  is:

#### **Equation 22**

$$\mathsf{F}_{\mathsf{H}}(\mathsf{s}) = \frac{1}{1 + \frac{\mathsf{s}}{\omega_{\mathsf{n}} \bullet \mathsf{Q}_{\mathsf{p}}} + \frac{\mathsf{s}^{2}}{\omega_{\mathsf{n}}^{2}}}$$

where:


**Equation 23** 


$$Q_{p} = \frac{1}{\pi \bullet [m_{c} \bullet (1 - D) - 0.5]}$$



# 5.2 Error amplifier compensation network

The typical compensation network required to stabilize the system is shown in Figure 25.





 $R_C$  and  $C_C$  introduce a pole and a zero in the open loop gain.  $C_P$  does not significantly affect system stability but it is useful to reduce the noise at the output of the error amplifier.

The transfer function of the error amplifier and its compensation network is:

#### **Equation 24**

$$A_{0}(s) = \frac{A_{V0} \bullet (1 + s \bullet R_{c} \bullet C_{c})}{s^{2} \bullet R_{0} \bullet (C_{0} + C_{p}) \bullet R_{c} \bullet C_{c} + s \bullet (R_{0} \bullet C_{c} + R_{0} \bullet (C_{0} + C_{p}) + R_{c} \bullet C_{c}) + 1}$$

Where  $A_{vo} = G_m \cdot R_o$ 

The poles of this transfer function are (if  $C_c >> C_0 + C_P$ ):

**Equation 25** 

$$f_{\mathsf{PLF}} = \frac{1}{2 \bullet \pi \bullet \mathsf{R}_0 \bullet \mathsf{C}_c}$$



36/68

#### **Equation 26**

whereas the zero is defined as:

$$f_{\mathsf{PHF}} = \frac{1}{2 \bullet \pi \bullet \mathsf{R}_0 \bullet (\mathsf{C}_0 + \mathsf{C}_p)}$$

**Equation 27** 

$$f_{Z} = \frac{1}{2 \bullet \pi \bullet R_{c} \bullet C_{c}}$$

#### 5.3 Voltage divider

The contribution of a simple voltage divider is:

#### **Equation 28**

$$\mathsf{G}_{\mathsf{DIV}}(\mathsf{s}) = \frac{\mathsf{R}_2}{\mathsf{R}_1 + \mathsf{R}_2}$$

A small signal capacitor in parallel to the upper resistor (see Figure 26) of the voltage divider implements a leading network ( $f_{zero} < f_{pole}$ ), sometimes necessary to improve the system phase margin:




Figure 26. Leading network example

Laplace transformer of the leading network:

#### **Equation 29**

$$G_{\text{DIV}}(s) = \frac{R_2}{R_1 + R_2} \bullet \frac{(1 + s + R_1 \bullet C_{\text{R1}})}{\left(1 + s \bullet \frac{R_1 \bullet R_2}{R_1 + R_2} \bullet C_{\text{R1}}\right)}$$



where:

**Equation 30** 

$$f_{Z} = \frac{1}{2 \bullet \pi \bullet R_{1} \bullet C_{R1}}$$
$$f_{p} = \frac{1}{2 \bullet \pi \bullet \frac{R_{1} \bullet R_{2}}{R_{1} + R_{2}} \bullet C_{R1}}$$
$$f_{Z} < f_{p}$$

## 5.4 Total loop gain

In summary, the open loop gain can be expressed as:


#### **Equation 31**

$$G(s) = G_{DIV}(s) \cdot G_{CO}(s) \cdot A_0(s)$$


#### Example 1

$$V_{IN}$$
 = 12 V,  $V_{OUT}$  = 3.3 V,  $R_{OUT}$  = 2.2  $\Omega$ 


Selecting L = 6.8  $\mu$ H, C<sub>OUT</sub> = 15  $\mu$ F and ESR = 1 m $\Omega$ , R<sub>C</sub>= 68 k $\Omega$ , C<sub>C</sub>= 180 pF, C<sub>P</sub> = 6.8 pF (please refer to *Example 2*), the gain and phase bode diagrams are plotted respectively in *Figure 27* and *Figure 28*.



Equation 32







The blue solid trace represents the transfer function including the sampling effect term (see *Equation 21 on page 35*), the dotted blue trace neglects the contribution.

### 5.5 Compensation network design

The maximum bandwidth of the system can be designed up to  $\rm f_{SW}/6$  to guarantee a valid small signal model.

**Equation 33** 

$$\mathsf{BW} = \frac{\mathsf{f}_{\mathsf{SW}}}{\mathsf{6}}$$

**Equation 34** 

$$R_{C} = \frac{2 \cdot \pi \cdot BW \cdot C_{OUT} \cdot V_{OUT}}{0.85V \cdot g_{CS} \cdot g_{m TYP}}$$

where:

**Equation 35** 

$$f_{POLE} = \frac{\omega_p}{2 \cdot \pi}$$

 $\omega_p$  is defined by *Equation 20 on page 35*,  $g_{CS}$  represents the current sense transconductance (see *Table 5: Electrical characteristics on page 8*) and  $g_{m TYP}$  the error amplifier transconductance.





#### **Equation 36**

$$C_{C} = \frac{5}{2 \cdot \pi \cdot R_{C} \cdot BW}$$

#### Example 2

Considering V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 3.3 V, L = 6.8  $\mu$ H, C<sub>OUT</sub> = 15  $\mu$ F, f<sub>SW</sub> = 500 kHz.

The maximum system bandwidth is 80 kHz. Assuming to design the compensation network to achieve a system bandwidth of 70 kHz:

#### **Equation 37**

$$f_{POLE} = 6kHz$$

**Equation 38** 

$$\mathsf{R}_{\mathsf{LOAD}} = \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{I}_{\mathsf{OUT}}} = 2.2\Omega$$

so accordingly with Equation 34 and Equation 36:

**Equation 39** 

 $R_{C} = 68k\Omega$ 

**Equation 40** 

 $C_C = 168 pF \approx 180 pF$ 



## 6 Application notes

### 6.1 Output voltage adjustment


The error amplifier reference voltage is 0.85 V typical.


The output voltage is adjusted accordingly with *Equation 41* (see *Figure 29*):

#### **Equation 41**

$$V_{OUT} = 0.85 \bullet \left(1 + \frac{R_1}{R_2}\right)$$

C<sub>r1</sub> capacitor is sometimes useful to increase the small signal phase margin (please refer to *Section 5.5: Compensation network design*).





## 6.2 Switching frequency

A resistor connected to the FSW pin features the selection of the switching frequency. The pinstrapping is performed at power-up, before the soft-start takes place. The FSW pin is pinstrapped and then driven floating in order to minimize the quiescent current from VIN.

Please refer to *Table 6: f\_{SW} selection on page 11* to identify the pull-up / pull-down resistor value.  $f_{SW}$  = 250 kHz /  $f_{SW}$  = 500 kHz preferred codifications don't require any external resistor.

## 6.3 MLF pin

A resistor connected to the MLF pin features the selection of the between low noise mode / low consumption mode and the different RST thresholds. The pinstrapping is performed at power-up, before the soft-start takes place. The FSW pin is pinstrapped and then driven floating in order to minimize the quiescent current from VIN.



Please refer to *Table 7: LNM / LCM selection on page 12* to identify the pull-up / pull-down resistor value. (LNM, RST threshold 93%) / (LCM, RST threshold 93%) preferred codifications don't require any external resistor.

### 6.4 Voltage supervisor

The embedded voltage supervisor (composed of the RST and the DELAY pins) monitors the regulated output voltage and keeps the RST open collector output in low impedance as long as the  $V_{OUT}$  is out of regulation. In order to ensure a proper reset of digital devices with a valid power supply, the device can delay the RST assertion with a programmable time.




Figure 30. Voltage supervisor operation

The comparator monitoring the FB voltage has four different programmable thresholds (80%, 87%, 93%, 96% nominal output voltage) for high flexibility (see Section 6.3: MLF pin and Table 7: LNM / LCM selection on page 12).

When the RST comparator detects the output voltage is in regulation, a 2  $\mu$ A internal current source starts to charge an external capacitor to implement a voltage ramp on the DELAY pin. The RST open collector is then released as soon as V<sub>DELAY</sub> = 1.234 V (see *Figure 30*).

The CDELAY is dimensioned accordingly with *Equation 42*:

#### **Equation 42**

$$C_{DELAY} = \frac{I_{SSCH} \bullet T_{DELAY}}{V_{DELAY}} = \frac{2\mu A \bullet T_{DELAY}}{1.234V}$$

The maximum suggested capacitor value is 270 nF.



### 6.5 Synchronization (LNM)

Beating frequency noise is an issue when multiple switching regulators populate the same application board. The L6986 synchronization circuitry features the same switching frequency for a set of regulators simply connecting their SYNCH pin together, so preventing beating noise. The master device provides the synchronization signal to the others since the SYNCH pin is I/O able to deliver or recognize a frequency signal.

For proper synchronization of multiple regulators, all of them have to be configured with the same switching frequency (see *Table 6*), so the same resistor connected at the FSW pin.

In order to minimize the RMS current flowing through the input filter, the L6986 device provides a phase shift of 180° between the master and the SLAVES. If more than two devices are synchronized, all slaves will have a common 180° phase shift with respect to the master.

Considering two synchronized L6986 which regulates the same output voltage (i.e. operating with the same duty cycle), the input filter RMS current is optimized and is calculated as:

#### **Equation 43**

$$I_{RMS} = \begin{cases} \frac{I_{OUT}}{2} \cdot \sqrt{2D \cdot (1 - 2D)} & \text{if } D < 0.5 \\ \frac{I_{OUT}}{2} \cdot \sqrt{(2D - 1) \cdot (2 - 2D)} & \text{if } D > 0.5 \end{cases}$$

The graphical representation of the input RMS current of the input filter in the case of two devices with 0° phase shift (synchronized to an external signal) or 180° phase shift (synchronized connecting their SYNCH pins) regulating the same output voltage is provided in *Figure 31*. To dimension the proper input capacitor please refer to *Chapter 6.6.1: Input capacitor selection*.

Figure 31. Input RMS current






Figure 32 shows two regulators not synchronized.

Figure 32. Two regulators not synchronized

*Figure 33* shows the same regulators working synchronized. The MASTER regulator (LX2 trace) delivers the synchronization signal (SYNCH1, SYNCH2 pins are connected together) to the SLAVE device (LX1). The SLAVE regulator works in phase with the synchronization signal which is out of phase with the MASTER switching operation.





Figure 33. Two regulators synchronized



Multiple L6986 can be synchronized to an external frequency signal fed to the SYNCH pin. In this case the regulator is phased to the reference and all the devices will work with 0° phase shift.


The frequency range of the synchronization signal is 275 kHz - 1.4 MHz and the minimum pulse width is 100 nsec (see Figure 34).



Since the slope compensation contribution that is required to prevent subharmonic oscillations in peak current mode architecture depends on the switching frequency, it is important to select the same oscillator frequency for all regulators (all of them operate as SLAVE) as close as possible to the frequency of the reference signal (please refer to Table 6: f<sub>SW</sub> selection on page 11). As a consequence all the regulators have the same resistor value connected to the FSW pin, so the slope compensation is optimized accordingly with the frequency of the synchronization signal. The slope compensation contribution is latched at power-up and so fixed during the device operation.

The L6986 normally operates in MASTER mode, driving the SYNCH line at the selected oscillator frequency as shown in Figure 35 and Figure 36.

In SLAVE mode the L6986 sets the internal oscillator at 250 kHz typ. (see Table 6 on page 11 - first row) and drives the line accordingly.



#### Figure 35. L6986 synchronization driving capability

In order to safely guarantee that each regulator recognizes itself in SLAVE mode during the normal operation, the external master must drive the SYNCH pin with a clock signal

frequency higher than the maximum oscillator spread (refer to *Table 6 on page 11*) for at least 10 internal clock cycles.

For example: selecting  $R_{FSW}$  = 0  $\Omega$  to GND

Symbol	R <sub>VCC</sub> (E24 series)	R <sub>GND</sub> (E24 series)	f <sub>SW</sub> min.	f <sub>SW</sub> typ.	f <sub>SW</sub> max.
f <sub>SW</sub>	NC	0 Ω	450	500	550

the device enters in slave mode after 10 pulses at frequency higher than 550 kHz and so it is able to synchronize to a clock signal in the range 275 kHz - 1.4 MHz (see *Figure 34*).

Anyway it is suggested to limit the frequency range within  $\pm$  20% FSW resistor nominal frequency (see details in text below). If not spread spectrum is required, all the regulators synchronize to a frequency higher to the maximum oscillator spread (550 kHz in the example).

The device keeps operating in slave mode as far as the master is able to drive the SYNCH pin faster than 275 kHz (maximum oscillator spread for 250 kHz oscillator), otherwise it goes back into MASTER mode at the nominal oscillator frequency after successfully driving one pulse at 250 kHz (see *Figure 36*) in the SYNCH line.




Figure 36. Slave to master mode transition

The external master can force a latched SLAVE mode driving the SYNCH pin low at powerup, before the soft-start starts the switching activity. So the oscillator frequency is 250 kHz typ. fixed until a new UVLO event is triggered regardless FSW resistor value, that otherwise counts to design the slope compensation. The same considerations above are also valid.



- Low level < V<sub>SYN THL</sub> = 0.7 V sinking 5 mA
- High level > V<sub>SYN THH</sub> = 1.2 V sourcing 0.7 mA




Figure 37. Master driving capability to synchronize the L6986

As anticipated above, in SLAVE mode the internal oscillator operates at 250 kHz typ. but the slope compensation is dimensioned accordingly with FSW resistors so, even if the L6986 supports synchronization over the 275 kHz - 1.4 MHz frequency range, it is important to limit the switching operation around a working point close to the selected frequency (FSW resistor).

As a consequence, to guarantee the full output current capability and to prevent the subharmonic oscillations the master must limit the driving frequency range within  $\pm$  20% of the selected frequency.

A wider frequency range may generate subharmonic oscillation for duty > 50% or limit the peak current capability (see  $I_{PK}$  parameter in *Table 5*) since the internal slope compensation signal may be saturated.

Since the slope compensation contribution, that is required to prevent subharmonic oscillations in peak current mode architecture, depends on the switching frequency, it is important to select the same switching frequency for all regulators (all of them operate as SLAVE) one step lower than the reference signal (please refer to *Table 6: f<sub>SW</sub> selection on page 11*). As a consequence, all the regulators have the same resistor connected to the FSW pin.

In order to guarantee the synchronization as a slave over distribution, temperature and the output load, the external clock frequency must be lower than 1.4 MHz.





### 6.6 Design of the power components

### 6.6.1 Input capacitor selection

The input capacitor voltage rating must be higher than the maximum input operating voltage of the application. During the switching activity a pulsed current flows into the input capacitor and so its RMS current capability must be selected accordingly with the application conditions. Internal losses of the input filter depends on the ESR value so usually low ESR capacitors (like multilayer ceramic capacitors) have higher RMS current capability. On the other hand, given the RMS current value, lower ESR input filter has lower losses and so contributes to higher conversion efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

#### **Equation 44**

$$I_{RMS} = I_{OUT} \bullet \sqrt{\left(1 - \frac{D}{\eta}\right) \bullet \frac{D}{\eta}}$$

Where  $I_O$  is the maximum DC output current, *D* is the duty cycles,  $\eta$  is the efficiency. This function has a maximum at D = 0.5 and, considering  $\eta$  = 1, it is equal to Io/2.

In a specific application the range of possible duty cycles has to be considered in order to find out the maximum RMS input current. The maximum and minimum duty cycles can be calculated as:

#### **Equation 45**

$$D_{MAX} = \frac{V_{OUT} + \Delta V_{LOWSIDE}}{V_{INMIN} + \Delta V_{LOWSIDE} - \Delta V_{HIGHSIDE}}$$

#### **Equation 46**

$$D_{MIN} = \frac{V_{OUT} + \Delta V_{LOWSIDE}}{V_{INMAX} + \Delta V_{LOWSIDE} - \Delta V_{HIGHSIDE}}$$

Where  $\Delta V_{HIGH\_SIDE}$  and  $\Delta V_{LOW\_SIDE}$  are the voltage drops across the embedded switches. The peak to peak voltage across the input filter can be calculated as:

#### **Equation 47**

$$V_{PP} = \frac{I_{OUT}}{C_{IN} \bullet f_{SW}} \bullet \left(1 - \frac{D}{\eta}\right) \bullet \frac{D}{\eta} + ESR \bullet (I_{OUT} + \Delta I_L)$$

In case of negligible ESR (MLCC capacitor) the equation of CIN as a function of the target VPP can be written as follows:

#### **Equation 48**

$$C_{IN} = \frac{I_{OUT}}{V_{PP} \bullet f_{SW}} \bullet \left(1 - \frac{D}{\eta}\right) \bullet \frac{D}{\eta}$$

Considering  $\eta = 1$  this function has its maximum in D = 0.5:



#### **Equation 49**

$$C_{\text{INMIN}} = \frac{I_{\text{OUT}}}{4 \bullet V_{\text{PPMAX}} \bullet f_{\text{SW}}}$$

Typically C<sub>IN</sub> is dimensioned to keep the maximum peak-peak voltage across the input filter in the order of 5% V<sub>IN MAX</sub>.

Manufacturer	Series	Size	Cap value (µF)	Rated voltage (V)
ТДК	C3225X7S1H106M	1210	10	50
IDK	C3216X5R1H106M	1206		
Taiyo Yuden	UMK325BJ106MM-T	1210		

Table	10.	Input	capacitors
I GINIC		mput	oupuonois

### 6.6.2 Inductor selection

The inductor current ripple flowing into the output capacitor determines the output voltage ripple (please refer to Section 6.6.3). Usually the inductor value is selected in order to keep the current ripple lower than 20% - 40% of the output current over the input voltage range. The inductance value can be calculated by Equation 50:

#### **Equation 50**

$$\Delta I_{L} = \frac{V_{IN} - V_{OUT}}{L} \bullet T_{ON} = \frac{V_{OUT}}{L} \bullet T_{OFF}$$

Where  $T_{ON}$  and  $T_{OFF}$  are the on and off time of the internal power switch. The maximum current ripple, at fixed V<sub>OUT</sub>, is obtained at maximum T<sub>OFF</sub> that is at minimum duty cycle (see Section 6.6.1: Input capacitor selection to calculate minimum duty). So fixing  $\Delta I_L = 20\%$  to 40% of the maximum output current, the minimum inductance value can be calculated:

#### **Equation 51**

$$L_{\rm MIN} = \frac{V_{\rm OUT}}{\Delta I_{\rm LMAX}} \bullet \frac{1 - D_{\rm MIN}}{F_{\rm SW}}$$

where  $f_{SW}$  is the switching frequency  $1/(T_{ON} + T_{OFF})$ .

For example for V<sub>OUT</sub> = 3.3 V, V<sub>IN</sub> = 12 V, I<sub>O</sub> = 2 A and F<sub>SW</sub> = 500 kHz the minimum inductance value to have  $\Delta I_L$  = 30% of IO is about 8.2 µH.

The peak current through the inductor is given by:

#### **Equation 52**

$$I_{L, PK} = I_{OUT} + \frac{\Delta I_L}{2}$$

So if the inductor value decreases, the peak current (that has to be lower than the current limit of the device) increases. The higher is the inductor value, the higher is the average output current that can be delivered, without reaching the current limit.



In *Table 11* some inductor part numbers are listed.

Manufacturer	Series	Inductor value (µH)	Saturation current (A)
Coilcraft	XAL50xx	2.2 to 22	6.5 to 2.7
	XAL60xx	2.2 to 22	12.5 to 4

### 6.6.3 Output capacitor selection

The triangular shape current ripple (with zero average value) flowing into the output capacitor gives the output voltage ripple, that depends on the capacitor value and the equivalent resistive component (ESR). As a consequence the output capacitor has to be selected in order to have a voltage ripple compliant with the application requirements.

The voltage ripple equation can be calculated as:

#### **Equation 53**

$$\Delta V_{OUT} = ESR \bullet \Delta I_{LMAX} + \frac{\Delta I_{LMAX}}{8 \bullet C_{OUT} \bullet f_{SW}}$$

Usually the resistive component of the ripple can be neglected if the selected output capacitor is a multi layer ceramic capacitor (MLCC).

The output capacitor is important also for loop stability: it determines the main pole and the zero due to its ESR. (see Section 5: Closing the loop on page 34 to consider its effect in the system stability).

For example with V<sub>OUT</sub> = 3.3 V, V<sub>IN</sub> = 12 V,  $\Delta$ I<sub>L</sub> = 0.6 A, f<sub>SW</sub> = 500 kHz (resulting by the inductor value) and C<sub>OUT</sub> = 10  $\mu$ F MLCC:

#### **Equation 54**

$$\frac{\Delta V_{OUT}}{V_{OUT}} \cong \frac{1}{V_{OUT}} \bullet \frac{\Delta I_{LMAX}}{C_{OUT} \bullet f_{SW}} = \left(\frac{1}{33} \bullet \frac{0,6}{8 \bullet 10 \mu F \bullet 500 kHz}\right) = \frac{15mV}{3.3} = 0.45\%$$

The output capacitor value has a key role to sustain the output voltage during a steep load transient. When the load transient slew rate exceeds the system bandwidth, the output capacitor provides the current to the load. In case the final application specifies high slew rate load transient, the system bandwidth must be maximized and the output capacitor has to sustain the output voltage for time response shorter than the loop response time.



In *Table 12* some capacitor series are listed.


Manufacturer	Series	Cap value (μF)	Rated voltage (V)	ESR (mΩ)
	GRM32	22 to 100	6.3 to 25	< 5
MURATA	GRM31	10 to 47	6.3 to 25	< 5
PANASONIC	ECJ	10 to 22	6.3	< 5
PANASONIC	EEFCD	10 to 68	6.3	15 to 55
SANYO	TPA/B/C	100 to 470	4 to 16	40 to 80
TDK	C3225	22 to 100	6.3	< 5

#### Table 12. Output capacitors



## 7 Application board

The reference evaluation board schematic is shown in *Figure 38*.





The additional input filter (C16, L3, C15, L2, C14) limits the conducted emission on the power supply.

Reference	Part number	Description	Manufacturer
C1	CGA5L3X5R1H106K	10 μF - 1206 - 50 V - X7R - 10%	TDK
C2	C2012X7S2A105K	1 μF - 0805 - 50 V - X7S - 10%	TDK
C3		470 nF - 50 V - 0603	
C4		2.2 pF - 50 V - 0603	
C5		68 nF - 50 V - 0603	
C6		10 nF - 50 V - 0603	
C8		120 pF - 50 V - 0603	
C1	CGA5L3X5R1H106K	10 μF - 1206 - 50 V - X7R - 10%	TDK
C9	C3216X5R1C476M	47 μF - 1206 - 16 V - X5R - 20%	TDK
C14, C15, C16	C3216X7R1H475K160AC	4.7 μF - 1206 - 50 V - X7R - 10%	TDK
C7, C10, C11, C13		Not mounted	
R1, R4		0 R - 0603	

Table 13. Bill of material



Reference	Part number	Description	Manufacturer
R6		1 MΩ - 1%- 0603	
R7	180 kΩ - 1% - 0603		
R8		130 kΩ - 1% - 0603	
R9		62 kΩ - 1% - 0603	
R11		10 Ω - 1% - 0603	
R2, R3, R5, R10		Not mounted	
L1	XAL5050-103MEC	10 μH	Coilcraft
L2	XAL5030-472MEC	4.7 μH	Coilcraft
L3	MPZ2012S221A	EMC bead	TDK
J1	Open		
J2	Open		
J3	Closed	Switchover	
J4	Open		
U1	L6986		STMicroelectronic

Table 13. Bill of material (continued)


*Figure 39* and *Figure 40* show the magnitude and phase margin Bode's plots related to the evaluation board presented in *Figure 38*.

The small signal dynamic performance of the demonstration board is:


#### Equation 55

BW = 67 kHzphase margin = 53<sup>0</sup>





#### Figure 40. Phase margin Bode's plot










Figure 41. Top layer

Figure 42. Bottom layer





## 8 Efficiency curves








Figure 44. Efficiency curves over  $f_{sw}$ :  $V_{IN}$  = 13.5 V -  $V_{OUT}$  = 3.3 V (log scale)







Figure 45. Efficiency curves over  $f_{sw}$ :  $V_{IN}$  = 13.5 V -  $V_{OUT}$  = 5 V











Figure 47. Efficiency curves over  $f_{sw}$ :  $V_{IN}$  = 24 V -  $V_{OUT}$  = 3.3 V

Figure 48. Efficiency curves over  $f_{sw}$ :  $V_{IN}$  = 24 V -  $V_{OUT}$  = 3.3 V (log scale)








Figure 49. Efficiency curves over  $f_{sw}$ :  $V_{IN}$  = 24 V -  $V_{OUT}$  = 5 V





Figure 50. Efficiency curves over  $f_{sw}$ :  $V_{IN}$  = 24 V -  $V_{OUT}$  = 5 V (log scale)








Figure 52. Efficiency curves:  $f_{sw}$  = 500 kHz -  $V_{IN}$  = 13.5 V -  $V_{OUT}$  = 3.3 V (log scale)





Figure 53. Efficiency curves:  $f_{sw}$  = 500 kHz - V<sub>IN</sub> = 13.5 V - V<sub>OUT</sub> = 5 V










Figure 54. Efficiency curves:  $f_{sw}$  = 500 kHz -  $V_{IN}$  = 13.5 V -  $V_{OUT}$  = 5 V (log scale)

Figure 55. Efficiency curves:  $f_{sw}$  = 500 kHz - V<sub>IN</sub> = 24 V - V<sub>OUT</sub> = 3.3 V














Figure 57. Efficiency curves:  $f_{sw}$  = 500 kHz -  $V_{IN}$  = 24 V -  $V_{OUT}$  = 5 V (log scale)







## 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

## 9.1 HTSSOP16 package information




Figure 59. HTSSOP16 package outline



Table 14. HTSSOP16 package mechanical data				
Symbol	Dimensions (mm)			
Symbol	Min.	Тур.	Max.	
А			1.20	
A1			0.15	
A2	0.80	1.00	1.05	
b	0.19		0.30	
С	0.09		0.20	
D	4.90	5.00	5.10	
D1	2.8	3	3.2	
E	6.20	6.40	6.60	
E1	4.30	4.40	4.50	
E2	2.8	3	3.2	
е		0.65		
L	0.45	0.60	0.75	
L1		1.00		
k	0.00		8.00	
ааа			0.10	

Table 14. HTSSOP16 package mechanical data



# 10 Order codes

Part numbers	Package	Packaging
L6986	HTSSOP16	Tube
L6986TR	111330F10	Tape and reel



# 11 Revision history

Date Revision Changes		
Date	Revision	Changes
23-Feb-2015	5	Updated Section : Features on page 1 (replaced 110 m $\Omega$ by 150 m $\Omega$ - R <sub>DSON LS</sub> ). Updated Section 4.3: Soft-start and inhibit on page 14 (added and updated text, added Figure 7 to Figure 9, Equation 2 to Equation 11). Updated Section 6.5: Synchronization (LNM) on page 43 (added and updated text, Figure 31, added Figure 34 to Figure 37, Table 9). Minor modifications throughout document.
12-Feb-2016	6	Updated <i>Table 3: Thermal data on page</i> 7 (added R <sub>th JC</sub> row). Updated <i>Table 6: f<sub>SW</sub> selection on page</i> 11 (added note 3. below table). Updated <i>Figure 6 on page</i> 17, <i>Figure 8 on page</i> 19, <i>Figure 9 on page</i> 20, <i>Figure 11 on page</i> 22, <i>Figure 13 on page</i> 24 to <i>Figure 23 on page</i> 33, <i>Figure 30 on page</i> 43, <i>Figure 32 on page</i> 45 and <i>Figure 33 on page</i> 45 (replaced by new figures). Updated <i>Equation 18 on page</i> 34 (replaced R <sub>LOAD</sub> / R <sub>i</sub> by R <sub>LOAD</sub> · g <sub>cs</sub> ). Updated <i>Section 6.5: Synchronization (LNM) on page</i> 44 (replaced value of "range" "2 MHz" by "1.4 MHz", added text). Minor modifications throughout document.
16-Aug-2016	7	Updated <i>Table 1: Pin description on page 5</i> (updated description of pin SS/INH, SYNCH, and E. p.). Updated <i>Table 2: Absolute maximum ratings on page 6</i> (updated V <sub>IN</sub> symbol). Updated <i>Table 5: Electrical characteristics on page 8</i> (updated V <sub>SS_L_CLMP</sub> and V <sub>SS_H_CLMP</sub> symbols). Updated <i>Figure 5: Soft-start phase on page 16</i> (replaced by new figure). Minor modifications throughout document.

#### Table 16. Document revision history

