## **Battery Protection IC for 1-Cell Lithium-Ion with Integrated Power MOSFET**

# LC05111CMT

#### Overview

The LC05111CMT is a protection IC for 1-cell lithium-ion secondary batteries with integrated power MOSFET. Also it integrates highly accurate detection circuits and detection delay circuits to prevent batteries from over-charging, over-discharging, over-current discharging and over-current charging.

A battery protection system can be made by only LC05111CMT and few external parts.

#### Features

- Charge-and-discharge Power MOSFET are Integrated at  $Ta = 25^{\circ}C, V_{CC} = 4.5 V$ 
  - ON Resistance (total of charge and discharge) 11.2 m $\Omega$  (typ)
- Highly Accurate Detection Voltage/Current at Ta =  $25^{\circ}$ C, V<sub>CC</sub> = 3.7 V
  - Over-charge Detection  $\pm 25 \text{ mV}$
  - Over-discharge Detection ±50 mV
  - Charge Over-current Detection ±0.7 A
  - ♦ Discharge Over-current Detection ±0.7 A
- Delay Time for Detection and Release (fixed internally)
- Discharge/Charge Over-current Detection is Compensated for Temperature Dependency of Power FET
- 0 V Battery Charging : "Permission"
- Auto Wake-up Function Battery Charging: "Permission"
- Over Charge Detection Voltage : 4.0 V to 4.5 V (5 mV steps)
- Over Charge Release Hysteresis : 0 V to 0.3 V (100 mV steps)
- Over Discharge Detection Voltage : 2.2 V to 2.7 V (50 mV steps)
- Over Discharge Release Hysteresis at Auto Wake-up : 0 V to 0.6 V (200 mV steps)
- Over Discharge Release Hysteresis : 0 V to 0.075 V (25 mV steps)
- Discharge Over Current Detection : 2.0 A to 8.0 A (0.5 A steps)
- Charge Over Current Detection : -8.0 A to -2.0 A (0.5 A steps)

#### **Typical Applications**

• Lithium Ion Battery Protection




## **ON Semiconductor®**

www.onsemi.com



WDFN6 2.6x4.0, 0.65P, **DUAL FLAG** CASE 511BZ

#### MARKING DIAGRAM



- А
  - = Year
- Y ww = Work Week
  - = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 15 of this data sheet.

#### Specifications

Parameter	Symbol	Ratings	Unit	Conditions
Supply voltage	VCC	-0.3 to +12.0	V	Between PAC+ and VCC : R1 = 680 $\Omega$
S1 – S2 voltage	VS1-S2	24.0	V	
CS terminal Input voltage	CS	VCC-24.0	V	
Charge or discharge current	BAT-, PAC-	10.0	А	
TST Input voltage	TST	-0.3 to +7.0	V	
Storage temperature	Tstg	-55 to +125	°C	
Current between S1 and S2(DC)	ID	10.0	А	VCC = 3.7 V
Current between S1 and S2 (continuous pulse)	IDP	35	A	Pulse Width < 10 µs, duty cycle < 1%
Operating ambient temperature	Topr	-40 to +85	°C	
Allowable power dissipation	Pd	450	mW	Glass epoxy four-layer board. Board size 27.4 mm x 3.1 mm x 0.8 mm
Junction temperature	Tj	125	°C	

#### Table 1. ABSOLUTE MAXIMUM RATINGS TA = 25°C (Notes 1 and 2)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Absolute maximum ratings represent the values which cannot be exceeded at any given time.

2. If you intend to use this IC continuously under high temperature, high current, high voltage, or drastic temperature change, even if it used within the range of absolute maximum ratings or operating conditions, there is a possibility of decrease reliability. Please contact us for confirmation.




Figure 1. Example of Application Circuit

Table 2.

Components	Recommended Value	Мах	Unit	Description
R1	680	1 k	Ω	
R2	1 k	2 k	Ω	
C1	0.1 μ	1.0 μ	F	

3. We don't guarantee the characteristics of the circuit shown above.

4. TST pin would be better to be connected to VSS pin, though it is connected to VSS with internal resistor (100 k $\Omega$  typ). 5. Battery voltage drop occurs, a current of about 60  $\mu$ A flow period of 1.5 V – 1.3 V.

#### **Table 3. ELECTRICAL CHARACTERISTICS**

Parameter	Symbol	Cor	nditions	Min	Тур	Мах	Unit
DETECTION VOLTAGE							
Over-charge detection volt-	Vov	R1=680Ω	25°C	Vov_set -25	Vov_set	Vov_set +25	mV
age			–30 to 70°C	Vov_set -30	Vov_set	Vov_set +30	
Over-charge release volt-	Vovr	R1=680Ω	25°C	Vovr_set -40	Vovr_set	Vovr_set +40	mV
age			–30 to 70°C	Vovr_set -70	Vovr_set	Vovr_set +70	
Over-discharge detection	Vuv	R1=680Ω	25°C	Vuv_set -50	Vuv_set	Vuv_set +50	mV
voltage			–30 to 70°C	Vuv_set -80	Vuv_set	Vuv_set +80	
Over-discharge release	Vuvr	R1=680Ω	25°C	Vuvr_set -100	Vuvr_set	Vuvr_set +100	mV
voltage		CS=0V	–30 to 70°C	Vuvr_set -120	Vuvr_set	Vuvr_set +120	
Over-discharge release	Vuvr2	R1=680Ω	25°C	Vuvr2_set -100	Vuvr2_set	Vuvr2_set +100	mV
voltage2		CS=open	–30 to 70°C	Vuvr2_set -120	Vuvr2_set	Vuvr2_set +120	
Discharge over-current detection current	loc	R2=1kΩ	25°C V <sub>CC</sub> =3.7V	loc_set -0.7	loc_set	loc_set +0.7	А
			–30 to 70°C V <sub>CC</sub> =2.6 to 4.3V	loc_set -1.2	loc_set	loc_set +1.2	
Discharge over-current release current	locr	R2=1kΩ	25°C V <sub>CC</sub> =3.7V	(loc_set-0.7)	(loc_set)	(loc_set+0.7)	А
			–30 to 70°C V <sub>CC</sub> =2.6 to 4.3V	(loc_set-1.2)	(loc_set)	oc_set+1.2)	
Discharge over-current de- tection current(Short circuit)	loc2	R2=1kΩ	25°C V <sub>CC</sub> =3.7V	loc2_set*0.8	loc2_set	loc2_set*1.2	A
Charge over-current detec- tion current	loch	R2=1kΩ	25°C V <sub>CC</sub> =3.7V	loch_set -0.7	loch_set	loch_set +0.7	A
			–30 to 70°C V <sub>CC</sub> =2.6 to 4.3V	loch_set -1.2	loch_set	loch_set +1.2	
Charge over-current re- lease current	lochr	R2=1kΩ	25°C V <sub>CC</sub> =3.7V	loch_set -0.7	loch_set	loch_set +0.7	A
			–30 to 70°C V <sub>CC</sub> =2.6 to 4.3V	loch_set -1.2	loch_set	loch_set +1.2	
INPUT VOLTAGE	-	- <u>-</u>		-			•
Operating Voltage for 0V charging	Vchg	V <sub>CC</sub> -CS V <sub>CC</sub> -GND=0V	25°C			1.4	V
CURRENT CONSUMPTION				-			
Operating current	lcc	At normal state	25°C VCC=3.7V		3	6	μA
Stand-by current	Istb	At Stand-by state Auto wake-up = enable	25°C VCC=2.0V			0.95	μΑ
RESISTANCE							
ON resistance 1 of integrat- ed power MOSFET	Ron1	V <sub>CC</sub> =3.1V I=±2.0A	25°C	10.4	13	18.2	mΩ
ON resistance 2 of integrat- ed power MOSFET	Ron2	V <sub>CC</sub> =3.7V I=±2.0A	25°C	9.6	12	15.6	mΩ
ON resistance 3 of integrat- ed power MOSFET	Ron3	VCC=4.0V I=±2.0A	25°C	9.2	11.6	15	mΩ
ON resistance 4 of integrat- ed power MOSFET	Ron4	V <sub>CC</sub> =4.5V I=±2.0A	25°C	8.8	11.2	14	mΩ

#### Table 3. ELECTRICAL CHARACTERISTICS


Parameter	Symbol	Cor	nditions	Min	Тур	Max	Unit
RESISTANCE							
Internal resistance (V <sub>CC</sub> –CS)	Rcsu	V <sub>CC</sub> =Vuv_set CS=0V	25°C		300		kΩ
Internal resistance (V <sub>SS</sub> -CS)	Rcsd	V <sub>CC</sub> =3.7V CS=0.1V	25°C		15		kΩ
DETECTION AND RELEASE	DELAY TI	ΛE					
Over-charge detection de-	Tov		25°C	0.8	1	1.2	sec
lay time			–30 to 70°C	0.6	1	1.5	
Over-charge release delay time	Tovr		25°C	12.8	16	19.2	ms
			–30 to 70°C	9.6	16	24	
Over-discharge detection delay time	Tuv		25°C	16	20	24	ms
			–30 to 70°C	12	20	30	
Over-discharge release de-	Tuvr		25°C	0.9	1.1	1.3	ms
lay time			–30 to 70°C	0.6	1.1	1.5	
Discharge over-current	Toc1	V <sub>CC</sub> =3.7V	25°C	9.6	12	14.4	ms
detection delay time 1			–30 to 70°C	7.2	12	18	
Discharge over-current	Tocr1	V <sub>CC</sub> =3.7V	25°C	3.2	4	4.8	ms
release delay time 1			–30 to 70°C	2.4	4	6	
Discharge over-current	Toc2	V <sub>CC</sub> =3.7V	25°C	280	400	560	μs
detection delay time 2 (Short circuit)			–30 to 70°C	180	400	800	
Charge Over-current	Toch	V <sub>CC</sub> =3.7V	25°C	12.8	16	19.2	ms
detection delay time			–30 to 70°C	9.6	16	24	
Charge Over-current	Tochr	V <sub>CC</sub> =3.7V	25°C	3.2	4	4.8	ms
release delay time			–30 to 70°C	2.4	4	6	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### Table 4. SELECTION GUIDE

Device	Vov(V)	Vovr(V)	Vuv(V)	Vuvr(V)	Vuvr2(V)	AWUP	loc(A)	loch(A)	loc2(A)	0Vcharge
LC05111C01MTTTG	4.425	4.225	2.500	2.500	2.900	enable	6.0	4.0	17.5	enable
LC05111C02MTTTG	4.280	4.180	2.700	2.700	2.900	enable	6.0	3.5	21.5	enable
LC05111C05MTTTG	4.425	4.225	2.300	2.300	2.700	enable	4.0	4.0	17.5	enable
LC05111C13MTTTG	4.240	4.140	2.700	2.700	2.900	enable	3.0	2.5	15.0	enable
LC05111C14MTTTG	4.445	4.245	2.600	2.600	3.000	enable	4.0	4.0	17.5	enable
LC05111C16MTTTG	4.470	4.270	2.500	2.500	2.900	enable	7.0	5.7	17.5	enable
LC05111C18MTTTG	4.200	4.000	2.700	2.750	2.900	enable	6.0	2.5	17.5	enable
LC05111C20MTTTG	4.310	4.110	2.500	2.500	2.900	enable	3.0	2.0	15.0	enable
LC05111C21MTTTG	4.240	4.140	2.700	2.700	2.900	enable	6.0	5.0	17.5	enable
LC05111C23MTTTG	4.425	4.225	2.600	2.600	3.000	enable	5.2	4.0	17.5	enable
LC05111C25MTTTG	4.225	4.025	2.600	2.600	3.000	enable	4.2	4.2	17.5	enable

## Pdmax-Ta Graph



#### **Recommended Board Layout**





Figure 2. Board Schematic



Top layer



2<sup>nd</sup> layer



3<sup>rd</sup> layer



4<sup>th</sup> layer

• • •	• • •	• • • •	0000
			0000

Figure 3. Board size L = 27.4 mm W = 3.1 mm H = 0.8 mm glass-epoxy 4 layers

#### NOTES:

1.Please connect the VSS line to a pin of S1 directly.

2.Please connect the resistance of R2 to a pin of S2 directly.

It can perform the detection of the overcurrent exactly by performing these.

It can get rid of influence of the wiring impedance caused by

a severe electric current flowing through S1 and S2.

Red line of schematic is very important line.




Figure 4. All

#### **Table 5. PIN FUNCTIONS**

Pin No.	Symbol	Pin Function	Description
1	S2	Charger minus voltage input pin	
2	CS	Charger minus voltage input pin	
3	TST	Package trimming Terminal	Connected to GND by internal 100 k $\Omega$ resistor
4	VSS	Negative power Input	
5	VCC	VCC terminal	
6	S1	Negative power input	
7	Drain	Drain of FET	Exposed pad
8	Sub	IC Sub (VSS)	Exposed pad




Figure 5. Block Diagram

#### **Description of Operation**

#### (1) Normal mode

• LC05111CMT controls charging and discharging by detecting cell voltage (VCC) and controls S2–S1 current. In case that cell voltage is between over–discharge detection voltage (Vuv) and over–charge detection voltage (Vov), and S2–S1 current is between charge over–current detection current (Ioch) and discharge over–current detection current (Ioc), internal power MOS FETs as CHG\_SW, DCHG\_SW are all turned ON.

This is the normal mode, and it is possible to be charged and discharged.

(2) Over-charging mode

• Internal power MOS FET as CHG\_SW will be turned off if cell voltage will get equal to or higher than over-charge detection voltage (Vov) over the delay time of over-charging (Tov).

This is the over-charging detection mode.

- The recovery from over-charging will be made after the following three conditions are all satisfied.
  - a. Charger is removed from IC.
  - b. Cell voltage will get lower than over-charge release voltage (Vovr) over the delay time of over-charging release (Tovr) due to discharging through load.

Consequently, internal power MOS FET as CHG\_SW will be turned on and normal mode will be resumed.

• In over-charging mode, discharging over-current detection is made only when CS pin will get higher than discharging over-current detection current 2(Ioc2), because discharge current flows through parasitic diode of CHG\_SW FET.

If CS pin voltage will get higher than discharging over-current detection current 2 (loc2) over the delay time of discharging over-current 2 (Toc2), discharging will be shut off, because internal power FETs as DCHG\_SW is turned off.(short-circuit detection mode) After detecting short-circuit, CS pin will be pulled down to Vss by internal resistor Rcsd.

The recovery from short circuit detection in over-charging mode will be made after the following two conditions are satisfied.

- a. Load is removed from IC.
- CS pin voltage will get equal to or lower than discharging over-current detection current 2 (Ioc2) due to CS pin pulled down through Rcsd.

Consequently, internal power MOS FET as DCHG\_SW will be turned on, and over-charging detection mode will be resumed.

(3) Over-discharging mode

- If cell voltage will get lower than over-discharge detection voltage (Vuv) over the delay time of over-discharging (Tuv), discharging will be shut off, because internal power FETs as DCHG\_SW is turned off. This is the over-discharging mode.
  After detecting over-discharging, CS pin will be pulled up to Vcc by internal resistor Rcsu and the bias of internal circuits will be shut off. (Stand-by mode) In stand-by mode, operating current is suppressed under 0.95 µA (max).
- The recovery from stand-by mode will be made by internal circuits biased after the following two conditions are satisfied.
  - a. Charger is connected.
  - b. VCC level rise more than Over-discharge release voltage2(Vuvr2) without charger.(Auto wake-up function)
- If CS pin voltage will get lower than charger detecting voltage (Vchg) by connecting charger under the condition that cell voltage is lower than over-discharge detection voltage, internal power MOS FET as DCHG\_SW is turned on and power dissipation in power MOS FETs is suppressed.

\*In case that charging current is low enough, ripple current will be appeared at S2 terminal when CS pin voltage is near by the threshold of charger detecting voltage (Vchg). It is caused that the two modes, charger detected and charger not detected (charging through parasitic diodes of DCHG\_SW, is alternately appeared.

- By continuing to be charged, if cell voltage will get higher than over-discharge detection voltage (Vuvr) over the delay time of over-discharging (Tuvr), internal power MOS FETs as DCHG\_SW is turned on and normal mode will be resumed.
- In over-discharge detection mode, charging over-current detection does not operate.
   By continuing to be charged, charging over-current detection starts to operate after cell voltage goes up more than over-discharge release voltage (Vuvr).
- (4) Discharging over-current detection mode 1
- Internal power MOS FET as DCHG\_SW will be turned off and discharging current will be shut off if CS pin voltage will get equal to or higher than discharging over-current detection current (Ioc) over the delay time of discharging over-current (Toc1). This is the discharging over-current detection mode 1.

In discharging over-current detection mode 1. CS pin will be pulled down to Vss with internal resistor Rcsd.

• The recovery from discharging over-current detection mode will be made after the following two conditions are satisfied.

- a. Load is removed from IC.
- b. CS pin voltage will get equal to or lower than discharging over-current release current (locr) over the delay time of discharging over-current release (Tocr1) due to CS pin pulled down through Rcsd.

Consequently, internal power MOS FET as DCHG\_SW will be turned on, and normal mode will be resumed.

# (5) <u>Discharging over-current detection mode 2 (short circuit detection)</u>

- Internal power MOS FET as DCHG\_SW will be turned off and discharging current will be shut off if CS pin voltage will get equal to or higher than discharging over-current detection current2 (Ioc2) over the delay time of discharging over-current 2 (Toc2). This is the short circuit detection mode.
- In short circuit detection mode, CS pin will be pulled down to Vss by internal resistor Rcsd. The recovery from short circuit detection mode will be made after the following two conditions are satisfied.
  - a. Load is removed from IC.
  - b. CS pin voltage will get equal to or lower than discharging over-current release current (Iocr) over the delay time of discharging over-current release (Tocr1) due to CS pin pulled down through Rcsd.

Consequently, internal power MOS FET as DCHG\_SW will be turned on, and normal mode will be resumed.

(6) Charging over-current detection mode

• Internal power MOS FET as CHG\_SW will be turned off and charging current will be shut off if CS pin voltage will get equal to or lower than charging over-current detection current (Ioch) over the delay time of charging over-current (Toch).

This is the charging over-current detection mode.

- The recovery from charging over-current detection mode will be made after the following two conditions is satisfied.
  - a. Charger is removed from IC and CS pin will get higher by load connected.
  - b. CS pin voltage will get equal to or higher than charging over-current release current (Iochr) over the delay time of charging over-current release (Tocrh).

Consequently, internal power MOS FET as CHG\_SW will be turned on, and normal mode will be resumed.

\*Internal current flows out through CS and S2 terminals. After charger is removed, it flows through parasitic diode of CHG\_SW FET.

Therefore, CS pin voltage will go up more than charging over-current release current (lochr).

So CS pin voltage is not an indispensable condition for recovery from charging over-current detection.

#### (7) Available Voltage for 0 V charging


It is the function that the voltage of a connected battery can charge from the state that became 0 V by self-discharge. The 0 V battery charge start battery charger voltage (Vchg), it fix a gate of the charge system order FET to the VDD terminal voltage when it connect a battery charger of the above-mentioned voltage to PAC+ terminal between PAC-terminals.

Gate-source voltage of the charge control FET becomes equal to the turn-on voltage or more due to the charger voltage, the charging control FET.

To start charging row is turned on.

Discharge control FET is off at this time, the charge current flows through the internal parasitic diode in the discharging control FET. It is the normal state battery voltage becomes the overdischarge release voltage (Vuvr) or more.

## **Timing Charts**



(Connect charger)





Figure 7. Over-charge detection/release, Over-discharged detection/release (Non-connect charger)



(Short circuit)





Figure 9. Charge Over-current Detection

#### Table 6. ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC05111C01MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C02MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C05MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C13MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C14MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C16MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C18MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C20MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C21MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C23MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C25MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel





DOCUMENT NUMBER:	98AON81958F	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION: WDFN6 2.6X4.0, 0.65P, DUAL FLAG PAGE							

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.