# **ON Semiconductor**

# Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

# Auto Focus (AF) Controller & Driver



www.onsemi.com

#### 1. Overview

LC898217XC is an AF control LSI. It consists of 1 system of feedback circuit for AF control.

#### 2. Features

- Built-in equalizer circuit using digital operation
  - AF control equalize circuit
  - Any coefficient can be specified by 2-wire serial I/F (TWIF)
- 2-wire serial interface (The communication protocol is compatible with I<sup>2</sup>C.)
- Built-in A/D converter
  - Input 1 channel
- Built-in D/A converter
  - Output 2 channel (Hall offset, Constant current bias)
- Built-in VGA
  - Hall Amp
  - 1 channel
- Built-in EEPROM
  - 128 byte (16 byte/page)
- Built-in OSC
- Built-in Constant Current Driver
  - 110 mA
  - 1 channel
- Package
  - WL-CSP 10-pin
  - Pb-Free, Halogen Free
- Supply voltage
  - V<sub>DD</sub> (2.6 V to 3.3 V)



WLCSP10, 1.04x2.04

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

#### 3. Pin Description

TYPE								
I	INPUT	Р	Power supply, GND	NC	NOT CONNECT			
0	OUTPUT							
В	BIDIRECTION							

■ 2-wire serial interface

SCL I 2-wire serial interface clock pin SDA B 2-wire serial interface data pin

■ Hall interface

BIASO O D/A output (to Hall element)
OPINP I VGA input (from Hall element)
OPINM I VGA input (from Hall element)

■ Driver interface

OUT1 O Driver output (to Actuator)
OUT2 O Driver output (to Actuator)

■ Power supply pin

V<sub>DD</sub> P Power supply

V<sub>SS</sub> P GND

■ Test pin

PORT B Analog test signal input/output

Convergence detection monitor output

VSYNC input

#### \* Process when pins are not used

PIN TYPE "O" - Ensure that it is set to OPEN.

PIN TYPE "I" – OPEN is inhibited. Ensure that it is connected to the  $V_{\mbox{DD}}$  or  $V_{\mbox{SS}}$  even when it is unused.

(Please contact ON Semiconductor for more information about selection of VDD or VSS.)

PIN TYPE "B" - If you are unsure about processing method on the pin description of pin layout table, please contact us.

Note that incorrect processing of unused pins may result in defects.

#### \* In case of connecting PORT pin with HOST CPU

When LC898217XC is power off and HOST CPU is power on, a HOST CPU pin connected with PORT pin have to be fixed "L" level.

# 4. Pin Layout


Circuit Name	Number of PINs	Circuit Name	Number of PINs
Analog	4	Driver	2
Logic	2	Power	2

<sup>&</sup>quot;PORT" pin has analog function and digital function.

## **BOTTOM VIEW**

	Α	В
1	OUT2	OUT1
2	vss	VDD
3	PORT	SCL
4	BIASO	SDA
5	OPINM	OPINP

# 5. Block Diagram




#### 6. Package Dimensions

unit: mm

#### WLCSP10, 1.04x2.04

CASE 567LF ISSUE B



Mounting Techniques Reference Manual, SOLDERRM/D.

#### 7. Electrical Characteristics

# 1) Absolute Maximum Rating at $V_{SS}$ = 0 V

Item	Symbol	Condition	Rating	Unit
Supply voltage	V <sub>DD</sub> 33 max	Ta ≤ 25°C	-0.3 to 4.6	V
Input/output voltage	V <sub>I</sub> 33, V <sub>O</sub> 33	Ta ≤ 25°C	-0.3 to V <sub>DD</sub> 33+0.3	V
Storage ambient temperature	Tstg		-55 to 125	°C
Operating ambient temperature	Topr		-30 to 70	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## 2) Allowable Operating Ratings at Ta = -30 to 70°C, $V_{SS}$ = 0 V

#### 3 V power supply (V<sub>DD</sub>)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>DD</sub> 33	2.6	2.8	3.3	V
Input voltage range	VIN	0		V <sub>DD</sub> 33	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## 3) DC Characteristics : Input/Output level at $V_{SS}$ = 0 V, $V_{DD}$ = 2.6 to 3.6 V, Ta = -30 to 70°C

,		00		,			
Item	Symbol	Condition	Min	Тур	Max	Unit	Applicable pins
High-level input voltage	VIH	CMOS	1.4			V	SCL, SDA,
Low-level input voltage	VIL	compliant Schmidt			0.4	V	PORT
High-level output voltage	VOH	IOL = -2 mA	V <sub>DD</sub> -0.4			V	PORT
Low-level output voltage	VOL	IOL = 2 mA			0.4	V	SDA, PORT
Pulldown resistor	Rdn		50		220	kΩ	PORT

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### 4) Driver output (OUT1, OUT2) at $V_{SS} = 0 \text{ V}$ , $V_{DD} = 2.8 \text{ V}$ , Ta = 25°C

Item	Symbol	Condition	Min	Тур	Max	Unit	Applicable pins
Maximum current	Ifull		105		115	mA	OUT1, OUT2
Output leak current	Ioleak			1		μΑ	

## 5) Non-volatile Memory Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit	Applicable circuit
Endurance	EN				1000	Cycles	EEPROM
Data retention	RT		10			Years	
Write time	tWT				20	ms	

## 8. AC Characteristics

# 8.1 V<sub>DD</sub> supply timing




Figure 8.1 V<sub>DD</sub> supply timing

It is available to use 2-wire serial interface 5 ms later for Power On Reset of V<sub>DD</sub>.

Item	Symbol	Min	Тур	Max	Unit
V <sub>DD</sub> turn on time	t1			3	ms
2-wire serial interface start time from V <sub>DD</sub> on	t2	5			ms
V <sub>DD</sub> off time	t3	100			ms
Bottom Voltage	Vbot			0.1	V

#### 8.2 AC specification

Figure 8.2 shows interface timing definition and Table 8.1 shows electric characteristics.




Figure 8.2 2-wire serial interface timing definition

Table 8.1 Electric characteritics for 2-wire serial interface (AC characteristics)

lka	Cumbal Din name		Fast-mode			Fa	1.1		
Item	Symbol	Pin name	Min	Тур	Max	Min	Тур	Max	Unit
SCL clock frequency	FSCL	SCL			400			1000	kHz
START condition hold time	tHD, STA	SCL SDA	0.6			0.26			μS
SCL clock Low period	tLOW	SCL	1.3			0.5			μS
SCL clock High period	tHIGH	SCL	0.6			0.26			μS
Setup time for repetition START condition	tSU, STA	SCL SDA	0.6			0.26			μS
Data hold time	tHD, DAT	SCL SDA	0 (*3)		0.9	0 (*3)			μS
Data setup time	tSU, DAT	SCL SDA	100			50			ns
SDA, SCL rising time	tr	SCL SDA			300			120	ns
SDA, SCL falling time	tf	SCL SDA			300			120	ns
STOP condition setup time	tSU, STO	SCL SDA	0.6			0.26			μS
Bus free time between STOP and START	tBUF	SCL SDA	1.3			0.5			μS

<sup>\*3:</sup> LC898217XC is designed for a condition with typ. 20 ns of hold time. If SDA signal is unstable around falling point of SCL signal, please implement an appropriate treatment on board, such as inserting a resistor.