

**Le87557**  
**xDSL Differential Line Driver**  
**Line Driver BD870 Series**

**Preliminary Datasheet**





**Power Matters.™**

**Microsemi Corporate Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

E-mail: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

[www.microsemi.com](http://www.microsemi.com)

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

**About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

# Contents

---

<b>1</b>	<b>Revision History</b>	<b>1</b>
1.1	Revision 3.0	1
1.2	Revision 2.0	1
1.3	Revision 1.0	1
<b>2</b>	<b>Overview</b>	<b>2</b>
2.1	Features	2
2.2	Target Applications	2
2.3	Block Diagram	3
<b>3</b>	<b>Functional Descriptions</b>	<b>4</b>
3.1	Applications	4
3.1.1	Block Diagram	4
<b>4</b>	<b>Electrical Specifications</b>	<b>6</b>
4.1	Operational States	7
<b>5</b>	<b>Pin Descriptions</b>	<b>8</b>
5.1	Connection Diagram	8
5.1.1	Pin Description	8
<b>6</b>	<b>Package Information</b>	<b>10</b>
6.1	Absolute Maximum Ratings	10
6.1.1	Thermal Resistance	10
6.1.2	Package Assembly	10
6.1.3	Operating Ranges	10
6.2	Physical Dimension - 16-Pin Diagram	11
<b>7</b>	<b>Ordering Information</b>	<b>12</b>

# Figures

---

Figure 1	Line Driver Block Diagram .....	3
Figure 2	Typical Application Circuit - Single Supply .....	4
Figure 3	Typical Application Circuit - Dual Supplies .....	5
Figure 4	Basic Test Circuit .....	7
Figure 5	Connection Diagram .....	8
Figure 6	Package Drawing .....	11

# Tables

---

Table 1	Electrical Specifications .....	6
Table 2	Operational State Control .....	7
Table 3	Pin Descriptions .....	8
Table 4	Absolute Maximum Ratings .....	10
Table 5	Operating Ranges .....	11
Table 6	Ordering Information .....	12

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 3.0

The following were the summary of changes in revision 3.0 of this document:

- The document subtitle was changed from Advance Datasheet to Preliminary Datasheet.
- Electrical Specifications were updated. For more information, see [Table 1](#), page 6.

## 1.2 Revision 2.0

The following were the summary of changes in revision 2.0 of this document:

- Electrical specifications were added. For more information, see [Electrical Specifications](#), page 6.
- Features were added. For more information, see [Features](#), page 2.
- Pin descriptions were added. For more information, see [Pin Description](#), page 8.
- Absolute maximum ratings were added. For more information, see [Absolute Maximum Ratings](#), page 10.

## 1.3 Revision 1.0

Revision 1.0 was the first publication of this document.

## 2 Overview

---

The Le87557 device is a single channel differential amplifier designed to drive full rate VDSL2, ADSL2+, and PLC high-power signals. The Le87557 device contains a pair of wide-band amplifiers designed with Microsemi's HV15 bipolar SOI process for high-power output with low power consumption.

Line driver gain is set externally to the device. The device can be powered from a single high-voltage supply or from dual supplies.

The device can be programmed to one of three preset bias levels to optimize power and performance. In addition, the line driver features a power down state, which forces low-power and high-impedance mode for receive transmissions or for idle operations.

The control pins respond to input levels that can be generated with a standard GPIO, but are tolerant of higher voltage logic levels.

The Le87557 device is available in a 16-pin (4 mm x 4 mm) QFN package with an exposed pad for enhanced thermal conductivity.

### 2.1 Features

- High-power differential output
  - Delivers signal strengths up to 21 dBm
  - Operates up to 12 V from a single supply or up to  $\pm 6$  V from dual power supplies
  - Drive capability up to 750 mA from a single 12 V supply
- User settable gain and bandwidth
  - Bandwidth up to 300 MHz
- Class AB operation
- Four operational states, low power operation
- Thermal shutdown circuitry
- Miniature 4 mm x 4 mm thermally enhanced package
- RoHS compliant
- Pin-compatible with industry standard line drivers


### 2.2 Target Applications

- VDSL2 Line Driver
- ADSL2+ CPE Line Driver
- G.SHDSL, HDSL2 Line Drivers
- Power Line Communications (PLC)

## 2.3 Block Diagram

The following figure shows the Le87557 block diagram.

**Figure 1 • Line Driver Block Diagram**





## 3 Functional Descriptions

### 3.1 Applications

The Le87557 device contains a pair of wide-band high-power current-feedback amplifiers. The external RFA and RFB resistors close the feedback loop for each amplifier. The value of these resistors sets the amplifiers bandwidth. An RFA or RFB value of  $750\ \Omega$  provides a 3 dB bandwidth of  $\sim 250$  MHz. A lower RFA or RFB value provides greater bandwidth and a higher RFA or RFB value provides a narrower bandwidth.

**Note:** Amplifiers configured in a current-feedback arrangement exhibit some amount of gain peaking before roll-off. The higher the bandwidth, the more peaking.

The RG resistor sets the gain of both amplifiers, using the following formula:


$$AV = [(RFA + RFB) / RG] + 1$$

The resistor network on the INA+ and INB+ inputs sets a common-mode bias for the inputs. This bias should be set at the midpoint of VS+.

#### 3.1.1 Block Diagram


The following block diagram shows a typical VDSL2 application circuit for transmission of 14.5 dBm to the line. This circuit uses a single VS supply.

**Figure 2 • Typical Application Circuit - Single Supply**



The following diagram shows a typical application circuit using dual VS supplies. The resistor network on the INA+ and INB+ inputs sets a common-mode bias for the inputs.

**Figure 3 • Typical Application Circuit - Dual Supplies**



### 3.1.1.1 Input Considerations

The driving source impedance should be less than 100 nH to avoid any ringing or oscillation.

### 3.1.1.2 Output Driving Considerations

The internal metalization is designed to drive 200 mARMS sinusoidal current and there is no current limit mechanism. It is recommended that series resistors are used to drive lines.

If a DC current path exists between the two outputs, DC current can flow through the outputs. To avoid the DC current flow, the most effective solution is to place DC blocking capacitors in series with the outputs.

### 3.1.1.3 Protection

The line driver has thermal shutdown protection. Amplifiers turn off and outputs appear as high impedance if the silicon temperature rises above the TSD temperature.

### 3.1.1.4 Power Supplies and Component Placement

The power supply should be well bypassed with decoupling placed close to the Le87557 device.

## 4 Electrical Specifications

This section provides the DC characteristics, AC characteristics, and recommended operating conditions of the Le87557 device.

**Typical Conditions:**  $V_S = 12\text{ V}$  and  $T_A = 25\text{ }^\circ\text{C}$ . For more information, see [Figure 4](#), page 7.

The following table shows the electrical specifications.

**Table 1 • Electrical Specifications**


Symbol	Parameter Description	Condition	Min	Typical	Max	Unit
$I_{VS+}$	Quiescent Supply Current	Full Bias		30	38	mA
$I_{VS+}$	Quiescent Supply Current	Medium Bias		20		mA
$I_{VS+}$	Quiescent Supply Current	Low Bias		12		mA
$I_{VS+}$	Quiescent Supply Current	Power Down		1.2	2	mA
$V_{IH}$	Input High Voltage		2			V
$V_{IL}$	Input Low Voltage				0.8	V
$I_{IH}$	Input High Current	$C_0, C_1 = 6\text{ V}$	30	60	90	$\mu\text{A}$
$I_{IL}$	Input Low Current	$C_0, C_1 = 0\text{ V}$	-5		5	$\mu\text{A}$
$I_B^1$	Input Bias Current	Non-Inverting Input Inverting Input, Differential	-7 -75		7 75	$\mu\text{A}$
$e_N$	Input Noise Voltage			7		$\text{nV}/\sqrt{\text{Hz}}$
$i_N$	-Input Noise Current			13		$\text{pA}/\sqrt{\text{Hz}}$
$V_O$	Output Voltage	$R_{Load} = 50\ \Omega$	1		11	V
$V_O^1$	Output Voltage	$V_S = \pm 6\text{ V}, R_{Load} = 50\ \Omega$	$\pm 4.85$	$\pm 5$		
$V_O^1$	Output Voltage	$V_S = \pm 6\text{ V}, R_{Load} = 20\ \Omega$	$\pm 4.4$	$\pm 4.7$		
$I_O$	Output Current	$R_{Load} = 0\ \Omega$		1000		mA
$Z_O$	Disabled Output Impedance	Differential	400	1800		$\Omega$
BW	Bandwidth, -3dB	$R_F = 499\ \Omega, R_G = 250\ \Omega, AV = 5$		300		MHz
		$R_F = 750\ \Omega, R_G = 375\ \Omega, AV = 5$		250		
		$R_F = 750\ \Omega, R_G = 165\ \Omega, AV = 10$		200		
THD <sup>1</sup>	Total Harmonic Distortion	$f = 200\text{ kHz}, V_O = 8\text{ Vpkd}, R_{LOAD} = 100\ \Omega$	-83		-72	dBc
		$f = 4\text{ MHz}, V_O = 1\text{ Vpkd}, R_{LOAD} = 100\ \Omega$	-75			
		$f = 10\text{ MHz}, V_O = 1\text{ Vpkd}, R_{LOAD} = 100\ \Omega$	-71			
		$f = 17\text{ MHz}, V_O = 1\text{ Vpkd}, R_{LOAD} = 100\ \Omega$	-75			
TSD	Thermal Shutdown Temperature Hysteresis			170		$^\circ\text{C}$
				20		

1. Guaranteed by design and device characterization.

**Note:** The line driver can survive a permanent short circuit on the line.

The following figure shows the basic test circuit.

**Figure 4 • Basic Test Circuit**



## 4.1 Operational States

Logic input control pins have internal pull-down resistors. By default, the line driver powers-up in the full bias state.

The following table lists the operational state control.

**Table 2 • Operational State Control**

C1	C0	Device State
0	0	Full bias
0	1	Medium bias
1	0	Low bias
1	1	Power down

The line driver is active for transmission in the full, medium, and low bias states. These states are different only in the level of bias current applied to amplifiers, allowing the user to select the lowest amount of power required to achieve the desired linearity.

The amplifier outputs are set for high impedance in the power-down state.


## 5 Pin Descriptions

The Le87557 device has 16 pins, which are described in this section.

### 5.1 Connection Diagram

The following illustration represents the pin diagram for the Le87557 device, as seen looking through the package from the top of it.

**Figure 5 • Connection Diagram**



**Note:** The device incorporates an exposed die pad on the underside of its package. The pad acts as a heat sink and must be connected to a copper plane through the thermal plane for proper heat dissipation. It is electrically isolated and may be connected to GND or VS-.

#### 5.1.1 Pin Description

The following table shows the functional pin descriptions for the Le87557 device.

**Table 3 • Pin Descriptions**

Pin	Pin Name	Type	Description
1, 5, 6, 12, 15	NC		No connects, no internal connection
2	INA-	Input	Amplifier A negative input
3	INA+	Input	Amplifier A positive input
4	GND	Ground	Low noise analog ground
7	VS-	Power	Negative power supply. Connect to GND if single supply.
8, 9	C0, C1	Inputs	Control inputs
10	INB+	Input	Amplifier B positive input
11	INB-	Input	Amplifier B negative input
13	OUTB	Output	Amplifier B output
14	VS+	Power	Positive power supply
16	OUTA	Output	Amplifier A output

**Table 3 • Pin Descriptions (continued)**

<b>Pin</b>	<b>Pin Name</b>	<b>Type</b>	<b>Description</b>
Exposed Pad			The exposed pad must be connected to a thermal plane, it is electrically isolated and can be connected to GND or VS-.

## 6 Package Information

### 6.1 Absolute Maximum Ratings

The following table shows the absolute maximum ratings.

**Table 4 • Absolute Maximum Ratings**

Names	Range
Storage temperature	$-65\text{ °C} \leq T_A \leq +150\text{ °C}$
Operating junction temperature	$-40\text{ °C} \leq T_J \leq +150\text{ °C}^1$
VS+ to GND	-0.3 V to +13.2 V
VS- to GND	-6.6 V to +0.3 V
Continuous driver output current	VS+ to VS-
Control inputs C0/1	-0.3 V to 6.6 V
Maximum device power dissipation, continuous <sup>2</sup> - $T_A = 85\text{ °C}$ , PD	1 W
Junction to ambient thermal resistance <sup>2, 3</sup> , $\theta_{JA}$	52 °C/W
Junction to board thermal resistance <sup>2</sup> , $\theta_{JB}$	26 °C/W
Junction to case bottom (exposed pad) thermal resistance, $\theta_{JC}$ (BOTTOM)	14.6 °C/W
Junction-to-top characterization parameter <sup>2</sup> , $\psi_{JT}$	3.1 °C/W
ESD immunity (Human Body Model)	JESD22 class 2 compliant
ESD immunity (Charge Device Model)	JESD22 class IV compliant

1. Continuous operation above 145 °C junction temperature may degrade device reliability.
2. For more information, see *Thermal Resistance*, page 10.
3. No air flow.

#### 6.1.1 Thermal Resistance

The thermal performance of a thermally enhanced package is assured through optimized printed circuit board layout. Specified performance requires that the exposed thermal pad should be soldered to an equally sized exposed copper surface, which, in turn, conducts heat through multiple vias to larger internal copper planes.

#### 6.1.2 Package Assembly

The green package devices are assembled with enhanced, environmental-friendly lead-free, halogen-free, and antimony-free materials. The leads possess a matte-tin plating, which is compatible with conventional board assembly processes or newer lead-free board assembly processes.

Refer to IPC/JEDEC J-Std-020 for recommended peak soldering temperature and solder reflow temperature profile.

#### 6.1.3 Operating Ranges

Microsemi guarantees the performance of this device over the  $-40\text{ °C}$  to  $85\text{ °C}$  temperature range by conducting electrical characterization and a single insertion production test coupled with periodic sampling. These procedures comply with the Telcordia GR-357-CORE generic requirements for assuring the reliability of components used in telecommunications equipment.

The following table shows the operating ranges.


**Table 5 • Operating Ranges**

Name	Unit	Range
Ambient temperature	$T_A$	-40 °C to 85 °C
Single power supply operation	VS+ with respect to GND, VS- = GND: Typical usage	4.5 V to 12 V, 12 V to $\pm 10\%$
Dual power supply operation	VS+/VS- with respect to GND: Typical usage	$\pm 2.25$ V to $\pm 6$ V, $\pm 6$ V to $\pm 10\%$

## 6.2 Physical Dimension - 16-Pin Diagram

The following illustration shows the package drawing for the Le87557 device. The drawing contains the top view, bottom view, and side view.

**Figure 6 • Package Drawing**



**Note:** Packages may have mold tooling markings on the surface. These markings have no impact on the form, fit, or function of the device. Markings vary with the mold tool used in manufacturing.