

# **Certus-NX Family**

# **Data Sheet**

FPGA-DS-02078-1.5

January 2023



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults and associated risk the responsibility entirely of the Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



# **Contents**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.<br>All other brand or product names are trademarks or registered trad





© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.<br>All other brand or product names are trademarks or registered trad







# **Figures**









# **Tables**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.







# <span id="page-10-0"></span>**Acronyms in This Document**





© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# <span id="page-11-0"></span>**1. General Description**

The Certus™-NX family of low-power general purpose FPGAs can be used in a wide range of applications across multiple markets, and are optimized for bridging and processing needs in Edge applications. It is built on the Lattice Nexus™ FPGA platform, using low-power 28 nm FD-SOI technology. It combines the extreme flexibility of an FPGA with the low power and high reliability (due to extremely low SER) of FD-SOI technology, and offers small footprint package options with a high amount of I/O per mm<sup>2</sup>. Design security features such as AES-256 encryption and ECDSA authentication are also supported.

Certus-NX supports a variety of interfaces including PCI Express (Gen1, Gen2), SGMII (Gigabit Ethernet), LVDS, LVCMOS (0.9–3.3 V), and more.

Processing features of Certus-NX include up to 39k Logic Cells, 56 multipliers ( $18 \times 18$ ), 2.9 Mb of embedded memory (consisting of EBR and LRAM blocks), distributed memory, DRAM interfaces (supporting DDR3, DDR3L, LPDDR2, and LPDDR3 up to 1066 Mbps × 16 bits data width).

Certus-NX FPGAs support fast configuration of the reconfigurable SRAM-based logic fabric, and ultra-fast configuration (under 3 ms) of its programmable sysI/O<sup>™</sup>. In addition to the high reliability inherent to FD-SOI technology (due to its extremely low SER), active reliability features such as built-in frame-based SED/SEC (for SRAM-based logic fabric), and ECC (for EBR and LRAM) are also supported. Dual 12-bit ADCs are available on-chip for system monitoring functions.

Lattice Radiant™ design software allows large complex user designs to be efficiently implemented in the Certus-NX FPGA family. Synthesis library support for Certus-NX devices is available for popular logic synthesis tools. Radiant tools use the synthesis tool output along with constraints from floor planning tools to place and route the user design for the Certus-NX device. The tools extract timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the Certus-NX family. By using these configurable soft IP cores as standardized blocks, the user is free to concentrate on the unique aspects of the design, increasing productivity.

# <span id="page-11-1"></span>**1.1. Features**

- Programmable architecture
	- 17k to 39k logic cells
	- 24 to 56 sysDSP™ blocks (18 x 18 multipliers)
	- 2.5 to 2.9 Mb of embedded memory (EBR, LRAM)
	- 78 to 192 programmable sysI/O (High Performance and Wide Range I/O)
- Programmable sysI/O supports wide variety of interfaces
	- High Performance (HP) I/O on bottom I/O banks
		- Supports up to 1.8 V VCCIO
		- $\bullet$  Mixed voltage support (1.0 V, 1.2 V, 1.5 V, 1.8 V)
		- High-speed differential up to 1.5 Gbps
		- Supports LVDS, Soft D-PHY (Tx/Rx), LVDS 7:1 (Tx/Rx), SLVS (Tx/Rx), subLVDS (Rx)
		- Supports SGMII (Gb Ethernet)
		- Two channels (Tx/Rx) at 1.25 Gbps
		- Dedicated DDR3/DDR3L and LPDDR2/LPDDR3 memory support with DQS logic, up to 1066 Mbps data rate and ×16 bits data width
	- Wide Range (WR) I/O on left, right, and top I/O Banks
		- Supports up to 3.3 V V $_{\text{CCIO}}$
		- Mixed voltage support (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V)
		- Programmable slew rate (slow, med, fast)
		- Controlled impedance mode
		- Emulated LVDS support
	- Hot Socketing Support
- Power modes Low Power, High-Performance
	- User selectable
	- Low-Power mode for power and/or thermal challenges
	- High-Performance mode for faster processing
- Small footprint package options
	- $6 \times 6$  mm package option in both densities

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice





- Two channels of CDR up to 1.25 Gbps to support SGMII on HP I/O<sup>1</sup>
	- CDR for RX
	- 10b/8b decoding
	- Independent Loss of Lock (LOL) detector for each CDR block
- sysCLOCK™ analog PLLs
	- Three in 39k LC and two in 17k LC device
	- Six outputs per PLL
	- Fractional N
	- Programmable and dynamic phase control
	- sysDSP enhanced DSP blocks
	- Hardened pre-adder
	- Dynamic shift for AI/ML support
	- Four  $18 \times 18$ , eight  $9 \times 9$ , two  $18 \times 36$ , or 36 × 36 multipliers per block
	- Advanced  $18 \times 36$ , two  $18 \times 18$ , or four  $8 \times 8$ MACs per block
- Flexible memory resources
	- Up to 1.5 Mb sysMEM™ Embedded Block RAM
	- Programmable width
	- ECC<sup>2</sup>
	- FIFO
	- 80k to 240k bits distributed RAM
	- Large RAM Blocks
		- 0.5 Mbits per block
		- Up to five blocks (2.5 Mb total) per device
- SerDes PCIe Gen2 ×1 channel (Tx/Rx) hard IP in 39k LC device
	- PCIe hard IP supports:
		- Gen1 and Gen2
		- Endpoint and Root complex
		- Multi-function up to four functions
		- ×1 lane
- Internal bus interface support
	- APB control bus
	- AHB-Lite for data bus
	- AXI4-streaming
	- Configuration Fast, Secure
	- $SPI x1$ ,  $x2$ ,  $x4$  up to 150 MHz
		- Master and Slave SPI support
	- JTAG
	- $\bullet$  I<sup>2</sup>C and I3C
	- Ultrafast I/O configuration for instant-on support (under 3 ms)
	- Less than 15 ms full device configuration for LFD2NX-40
- Cryptographic engine
	- Bitstream encryption using AES-256
	- Bitstream authentication using ECDSA
	- Hashing algorithms SHA, HMAC
	- **True Random Number Generator**
	- AES 128/256 Encryption
	- Single Event Upset (SEU) Mitigation Support
		- Extremely low Soft Error Rate (SER) due to FD-SOI technology
		- Soft Error Detect Embedded hard macro
		- Soft Error Correction Without stopping user operation
		- Soft Error Injection Emulate SEU event to debug system error handling
- Dual ADCs 1 MSPS, 12-bit SAR, with Simultaneous Sampling<sup>2</sup>
	- Three Continuous-time Comparators
- System level support
	- **IEEE 1149.1 and IEEE 1532 compliant**
	- Reveal Logic Analyzer
	- On-chip oscillator for initialization
	- 1.0 V core power supply

#### **Notes**:

- 1. Except caBGA196.
- 2. Available in select speed grades. See th[e Ordering](#page-147-0)  [Information](#page-147-0) section.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



### <span id="page-13-0"></span>**Table 1.1. Certus-NX Commercial/Industrial Family Selection Guide**



#### **Notes:**

1. Logic Cells = LUTs × 1.2 effectiveness.

<span id="page-13-1"></span>2. Available in –8 and –9 speed grades.

#### **Table 1.2. Certus-NX Automotive Family Selection Guide**



#### **Notes:**

1. Logic Cells = LUTs × 1.2 effectiveness.

2. Available in –7 speed grade.



# <span id="page-14-0"></span>**2. Architecture**

# <span id="page-14-1"></span>**2.1. Overview**

Each Certus-NX device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) and rows of sysDSP Digital Signal Processing blocks, as shown i[n Figure 2.1.](#page-15-0) The LFD2NX-40 devices have two rows of DSP blocks and contain three rows of sysMEM EBR blocks. In addition, LFD2NX-40 devices include two Large SRAM blocks. The sysMEM EBR blocks are large, dedicated 18 kb fast memory blocks and have built-in ECC and FIFO support. Each sysMEM block can be configured to a single, pseudo dual or true dual port memory in a variety of depths and widths as RAM or ROM. Each DSP block supports a variety of multiplier and adder configurations with one 108-bit or two 54-bit accumulators supported, which are the building blocks for complex signal processing capabilities.

Each PIC block encompasses two PIO (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the Certus-NX devices are arranged in seven banks allowing the implementation of a wide variety of I/O standards. The Wide Range (WR) I/O banks that are located on the top, left and right sides of the device provide flexible ranges of general purpose I/O configurations up to 3.3 V V<sub>CCIO</sub>. The banks located on the bottom side of the device are dedicated to High Performance (HP) interfaces such as LVDS, DDR3, LPDDR2, and LPDDR3 supporting up to 1.8 V V<sub>CCIO</sub>.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. The registers in the PFU and sysI/O blocks in Certus-NX devices can be configured to be SET or RESET. After power up and device configuration, it enters into user mode with these registers SET/RESET according to the user design, allowing the device to power up in a known state for predictable system function.

In addition, Certus-NX devices provide various system level hard IP functional and interface blocks such as PCIe (LFD2NX-40 only), I<sup>2</sup>C, SGMII/CDR, and ADC blocks. The PCIe hard IP supports PCIe Generation 2.0. Certus-NX devices also provide security features to help protect user designs and deliver more robust reliability by offering enhanced frame based SED/SEC functions.

Other blocks provided include PLLs, DLLs, and configuration functions. The PLL and DLL blocks are located at the corners of each device. Certus-NX devices also include the Lattice Memory Mapped Interface (LMMI) which is a Lattice standard to support simple read and write operations to control internal IP.

Every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The Certus-NX devices use 1.0 V as their core voltage.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



| PLL                  | PCle              | I/O Bank (Bank 0)                                    | <b>OSC</b>                 | Configuration & Security |                                      |
|----------------------|-------------------|--|----------------------------|--------------------------|--------------------------------------|
| I/O Bank<br>(Bank 7) | ┰<br>111111       | ┯<br>┯┯<br>┯<br>⊢<br>┱<br>т                          |                            | г<br>г<br>┌─┌──          |                                      |
|                      |                   | ┯┯┷<br>┯┯┯<br>┯┯<br>⊤<br>ᅲ<br>T T                    | TT 1<br>┯<br>┯             | ┯┯                       | I/O Bank<br>Large<br>RAM<br>(Bank 1) |
|                      | ------            | т<br>┯<br>т<br>┱<br>т<br>┱┲                          |                            |                          |                                      |
| I/O Bank<br>(Bank 6) | ┰                 | ┰┰<br>TTTT 1<br>┯┯<br>┯╈<br>┮<br>ा म<br>┱<br>─────── | ┰┰<br>┯<br>┯               | г<br>П<br>┍              | Large<br>RAM                         |
|                      |                   | т<br>⊤<br>j<br>TTTT<br>TT<br>.<br>.<br>┍             |                            |                          | I/O Bank<br>(Bank 2)                 |
| CDR<br>(2Ch)         | ┲<br>⊤            | ┱<br>┯╈  | $\Box$<br>┰┰<br>- 1 T<br>┯ | ┯<br>┯<br>г<br>a di T    | ADC<br>(2Ch)                         |
| PLL                  | I/O Bank (Bank 5) | I/O Bank (Bank 4)                                    |                            | I/O Bank (Bank 3)        | PLL                                  |

**Figure 2.1. Simplified Block Diagram, LFD2NX-40 Device (Top Level)**

<span id="page-15-0"></span>

<span id="page-15-1"></span>**Figure 2.2. Simplified Block Diagram, LFD2NX-17 Device (Top Level)**



# <span id="page-16-0"></span>**2.2. PFU Blocks**

The core of the Certus-NX device consists of PFU blocks. Each PFU block consists of four interconnected slices numbered 0–3 as shown in [Figure 2.3.](#page-18-1) Each slice contains two LUTs. All the interconnections to and from PFU blocks are from routing.

The PFU block can be used to perform Logical, Arithmetic, RAM or ROM functions. [Table 2.1](#page-16-3) shows the functions each slice can perform in either Distributed SRAM or non-distributed SRAM modes.



**Figure 2.3. PFU Diagram**

## <span id="page-16-2"></span><span id="page-16-1"></span>**2.2.1. Slice**

Each slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 and Slice 1 are configured as distributed memory and Slice 2 is not available as it is used to support Slice 0 and Slice 1, while Slice 3 is available as Logic or ROM[. Table 2.1](#page-16-3) shows the capability of the slices along with the operation modes they enable. In addition, each Slice contains logic that allows the LUTs to be combined to perform a LUT5 function. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select, and wider RAM/ROM functions.



<span id="page-16-3"></span>

[Figure 2.4](#page-17-0) shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive or negative edge clocking.

Each slice has 17 input signals: 16 signals from routing and one from the carry-chain (from the adjacent slice or PFU). Three of them are used for FF control and shared between two slices (0/1 or 2/3). There are five outputs: four to routing and one to carry-chain (to the adjacent PFU). [Table 2.2](#page-18-1) and [Figure 2.4](#page-17-0) list the signals associated with all the slices. [Figure 2.5](#page-18-0) shows the slice signals that support a LUT5 or two LUT5 functions. F0 can be configured to have a LUT4 or LUT5 output while F1 is for a LUT4 output.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice





**Figure 2.4. Slice Diagram**

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

<span id="page-17-0"></span>All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.







#### <span id="page-18-1"></span><span id="page-18-0"></span>**Table 2.2. Slice Signal Descriptions<sup>1</sup>**



**Note**:

1. Se[e Figure 2.4](#page-17-0) for connection details.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## <span id="page-19-0"></span>**2.2.2. Modes of Operation**

Slices 0-2 have up to four potential modes of operation: Logic, Ripple, RAM and ROM. Slice 3 is not needed for RAM mode, it can be used in Logic, Ripple, or ROM modes.

### <span id="page-19-1"></span>**2.2.2.1. Logic Mode**

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice.

### <span id="page-19-2"></span>**2.2.2.2. Ripple Mode**

Ripple mode supports the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with asynchronous clear 2-bit using dynamic control
- Up/Down counter with preload (sync) 2-bit using dynamic control
- Comparator functions of A and B inputs 2-bit
	- A greater-than-or-equal-to B
	- A not-equal-to B
	- A less-than-or-equal-to B
- Up/Down counter with A greater-than-or-equal-to B comparator 2-bit using dynamic control
- Up/Down counter with A less-than-or-equal-to B comparator 2-bit using dynamic control
- Multiplier support Ai×Bj+1 + Ai+1×Bj in one logic cell with 2 logic cells per slice
- Serial divider 2-bit mantissa, shift 1bit/cycle
- Serial multiplier 2-bit, shift 1bit/cycle or 2bit/cycle

Ripple Mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per slice basis to allow fast arithmetic functions to be constructed by concatenating Slices.

#### <span id="page-19-3"></span>**2.2.2.3. RAM Mode**

In this mode, a 16 × 4-bit distributed single or pseudo dual port RAM can be constructed in one PFU using each LUT block in Slice 0 and Slice 1 as a 16 × 2-bit memory in each slice. Slice 2 is used to provide memory address and control signals. The Certus-NX devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different sized memories. Where appropriate, the software constructs these using distributed memory primitives that represent the capabilities of the PFU. [Table 2.3](#page-19-5) lists the number of slices required to implement different distributed RAM primitives. For more information about using RAM in Certus-NX devices, refer to Memory Usage Guide [for Nexus Platform](http://www.latticesemi.com/view_document?document_id=52785) (FPGA-TN-02094).

#### <span id="page-19-5"></span>**Table 2.3. Number of Slices Required to Implement Distributed RAM**



**Note**:

<span id="page-19-4"></span>1. SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

### **2.2.2.4. ROM Mode**

ROM mode uses the LUT logic; hence, Slice 0 through Slice 3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information, refer to [Memory Usage Guide for Nexus Platform \(FPGA-TN-02094\).](http://www.latticesemi.com/view_document?document_id=52785)

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



## <span id="page-20-0"></span>**2.3. Routing**

There are many resources provided in the Certus-NX devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The Certus-NX family has an enhanced routing architecture that produces a compact design. The Radiant software tool takes the output of the synthesis tool and places and routes the design.

# <span id="page-20-1"></span>**2.4. Clocking Structure**

The Certus-NX clocking structure consists of clock synthesis blocks (PLLs), balanced clock tree networks (PCLK & ECLK), and efficient clock logic modules: Clock Dividers (PCLKDIV and ECLKDIV), Dynamic Clock Selection (DCS), Dynamic Clock Control (DCC), and DDRDLLs. Each of these functions is described as follows.

## <span id="page-20-2"></span>**2.4.1. Global PLL**

The Global PLLs (GPLL) provide the ability to synthesize clock frequencies. The devices in the Certus-NX family support two or three full-featured General Purpose GPLLs. The architecture of the GPLL is shown i[n Figure 2.6.](#page-21-1) A description of the GPLL functionality follows.

REFCLK is the reference frequency input to the PLL and its source can come from external CLK inputs or from internal routing. The CLKI input feeds into the input Clock Divider block.

CLKFB is the feedback signal to the GPLL which can come from a path internal to the PLL or from FPGA routing. The feedback divider is used to multiply the reference frequency and thus synthesize a higher or lower frequency clock output.

The PLL has six clock outputs CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5. Each output has its own output divider, thus allowing the GPLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. Each GPLL output can be used to drive the primary clock or edge clock networks.

The setup and hold times of the device can be improved by programming a phase shift into the output clocks which advances or delays the output clock with reference to the un-shifted output clock. This phase shift can be either programmed during configuration or can be adjusted dynamically using the DIRSEL, DIR, DYNROTATE, and LOADREG ports.

The LOCK signal is asserted when the GPLL determines it has achieved lock and de-asserted if a loss of lock is detected. The lock signal is asynchronous to the PLL clock outputs.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





**Figure 2.6. General Purpose PLL Diagram**

<span id="page-21-1"></span>For more details on the PLL, the user can refer to the sysCLOCK [PLL Design and Usage Guide for Nexus Platform \(FPGA-](http://www.latticesemi.com/view_document?document_id=52789)[TN-02095\).](http://www.latticesemi.com/view_document?document_id=52789)

## <span id="page-21-0"></span>**2.4.2. Clock Distribution Network**

There are two main clock distribution networks for any member of the Certus-NX product family, namely Primary Clock (PCLK) and Edge Clock (ECLK). These clock networks can be driven from many different sources, such as Clock Pins, PLL outputs, DLLDEL outputs, Clock Divider outputs, SerDes/PCS clocks and user logic. There are Clock Divider blocks (ECLKDIV and PCLKDIV) to provide a slower clock from these clock sources.

Certus-NX supports glitchless Dynamic Clock Control (DCC) for the PCLK Clock to save dynamic power. There are also Dynamic Clock Selection logic to allow glitchless selection between two clocks for the PCLK network (DCS).

An Overview of the Clocking Network is shown i[n Figure 2.7](#page-22-1) for the Certus-NX device. The shaded blocks (PCIe and upper left PLL) are not available in the 17k Logic Cell device.





## <span id="page-22-1"></span><span id="page-22-0"></span>**2.4.3. Primary Clocks**

The Certus-NX device family provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric through the Primary Clock Network. The Certus-NX PCLK clock network is a balanced clock structure which is designed to minimize the clock skew across all destinations in the FPGA core.

The primary clock network is divided into two clock domains depending on the device density. Each of these domains has 16 clocks that can be distributed to the fabric in the domain.

The Lattice Radiant software can automatically route each clock to one of the domains up to a maximum of 16 clocks per domain. The user can change how the clocks are routed by specifying a preference in the Lattice Radiant software to locate the clock to a specific domain. The Certus-NX device provides the user with a maximum of 64 unique clock input sources that can be routed to the primary Clock network.

Primary clock sources are:

- Dedicated clock input pins
- PLL outputs
- PCLKDIV, ECLKDIV outputs
- Internal FPGA fabric entries (with minimum general routing)
- SGMII-CDR, PCIe clocks
- OSC clock

These sources are routed to each of four clock switches called a Mid Mux (LMID, RMID, TMID, BMID). The outputs of the Mid MUX are routed to the center of the FPGA where additional clock switches (DSC\_CMUX) are used to route the primary clock sources to primary clock distribution to the Certus-NX fabric. These routing muxs are shown in [Figure 2.7.](#page-22-1) There are potentially 64 unique clock domains that can be used in the largest Certus-NX Device. For more information about the primary clock tree and connections, refer to [sysCLOCK PLL Design and Usage Guide for Nexus](http://www.latticesemi.com/view_document?document_id=52789)  [Platform \(FPGA-TN-02095\).](http://www.latticesemi.com/view_document?document_id=52789)

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



## <span id="page-23-0"></span>**2.4.4. Edge Clock**

Certus-NX FPGAs have a number of high-speed edge clocks that are intended for use with the PIO in the implementation of high-speed interfaces. There are four (4) ECLK networks per bank I/O on the Bottom side of the device. The Edge clock network is powered by a separate power domain (to reduce power noise injection from the core and reduce overall noise induced jitter) while controlled by the same logic that gates the FPGA core and PCLK domains for power management.

Each Edge Clock can be sourced from the following:

- Dedicated PIO Clock input pins (PCLK)
- DLLDEL output (PIO Clock delayed by 90°)
- PLL outputs (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5)
- Internal Nodes

[Figure 2.8](#page-23-2) illustrates the various ECLK sources. Bank 3 is shown in the example. Bank 4 and Bank 5 are similar.



**Figure 2.8. Edge Clock Sources per Bank**

<span id="page-23-2"></span>The edge clocks have low injection delay and low skew. They are typically used for DDR Memory or Generic DDR interfaces. For detailed information on Edge Clock connections, refer t[o sysCLOCK PLL Design and Usage Guide for](http://www.latticesemi.com/view_document?document_id=52789)  [Nexus Platform \(FPGA-TN-02095\).](http://www.latticesemi.com/view_document?document_id=52789)

## <span id="page-23-1"></span>**2.4.5. Clock Dividers**

The Certus-NX devices have two distinct types of clock divider, Primary and Edge. There are from one (1) to eight (8) Primary Clock Dividers (PCLKDIV) and which are located in the DCS CMUX block(s) at the center of the device. There are twelve (12) ECLKDIV dividers per device, locate near the bottom high-speed I/O banks.

The PCLKDIV supports ÷2, ÷4, ÷8, ÷16, ÷32, ÷64, ÷128, and ÷1 (bypass) operation. The PCLKDIV is fed from a DCSMUX within the DCS\_CMUX block. The clock divider output drives one input of the DCS Dynamic Clock Select within the DSC\_CMUX block. The Reset (RST) control signal is asynchronous and forces all outputs to low. The divider output starts at next cycle after the reset is synchronously released. The PCLKDIV is shown in context i[n Figure 2.9.](#page-24-2)

The ECLKDIV is intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a ÷2, ÷3.5, ÷4, or ÷5 mode and maintains a known phase relationship between the divided down clock and the highspeed clock based on the release of its reset signal. The ECLKDIV can be fed from selected PLL outputs, external primary clock pins (with or without DLLDEL Delay) or from routing. The clock divider outputs feed into the Bottom Mid-mux (BMID). The Reset (RST) control signal is asynchronous and forces all outputs to low. The divider output starts at next cycle after the reset is synchronously released.

The ECLKDIV block is shown in context i[n Figure 2.8.](#page-23-2) For further information on clock dividers, refer to [sysCLOCK PLL](http://www.latticesemi.com/view_document?document_id=52789)  [Design and Usage Guide](http://www.latticesemi.com/view_document?document_id=52789) for Nexus Platform (FPGA-TN-02095).



## <span id="page-24-0"></span>**2.4.6. Clock Center Multiplexer Blocks**

All clock sources are selected and combined for primary clock routing through the Dynamic Clock Selector Center Multiplexer logic (DCS\_CMUX). There are one (1) or two (2) DCS\_CMUX blocks per device. Each DCS\_CMUX block contains 2 DCSMUX blocks, 1 PCLKDIV, 1 DCS block, and 1 or 2 CMUX blocks. See [Figure 2.9](#page-24-2) for a representative DCS CMUX block diagram.

The heart of the DCS\_CMUX is the Center Multiplexer (CMUX) block. It can accept up to 64 input clock sources (Midmuxes (RMID, LMID, TMIC, BMID) and DCC) and to drive up to 16 primary clock trunk lines.

Up to two (2) clock inputs to the DCS\_CMUX can be routed through a Dynamic Clock Select block then routed to the CMUX. One (1) input to the DCS can be optionally divided by the Primary Clock Divider (PCLKDIV). For more information about the DCS\_CMUX, refer to [sysCLOCK PLL Design and Usage Guide for Nexus Platform \(FPGA-TN-02095\).](http://www.latticesemi.com/view_document?document_id=52789)



#### **Figure 2.9. DCS\_CMUX Diagram**

## <span id="page-24-2"></span><span id="page-24-1"></span>**2.4.7. Dynamic Clock Select**

The Dynamic Clock Select (DCS) is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources. Depending on the operational mode, it switches between two (2) independent input clock sources either with or without any glitches. This is achieved regardless of when the select signal is toggled. Both input clocks must be running to achieve a functioning glitchless DCS output clock, but running clocks are not required when used as a non-glitchless normal clock multiplexer.

There are one (1) or two (2) DCS blocks per device that feed all clock domains. The DCS blocks are located in the DCS\_MUX block. The inputs to the DCS blocks come from MIDMUX outputs and user logic clocks via DCC elements. The DCS elements are located at the center of the PLC array core. The output of the DCS is connected to the inputs of Primary Clock Center MUXs (CMUX).

[Figure 2.10](#page-25-2) shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, refer to [sysCLOCK PLL Design and Usage Guide for Nexus Platform](http://www.latticesemi.com/view_document?document_id=52789)  [\(FPGA-TN-02095\).](http://www.latticesemi.com/view_document?document_id=52789)

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.







## <span id="page-25-2"></span><span id="page-25-0"></span>**2.4.8. Dynamic Clock Control**

The Dynamic Clock Control (DCC), Domain Clock enable/disable feature allows internal logic control of the domain primary clock network. When a clock network is disabled, the clock signal is static and does not toggle. All the logic fed by that clock also does not toggle, reducing the overall power consumption of the device. The disable function is glitchless, and does not increase the clock latency to the primary clock network.

Four additional DCC elements control the clock inputs from the Certus-NX domain logic to the Center MUX elements (DSC\_CMUX).

This DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUXs that drive the domain clock network. For more information about the DCC, refer to [sysCLOCK PLL Design and Usage](http://www.latticesemi.com/view_document?document_id=52789)  Guide [for Nexus Platform](http://www.latticesemi.com/view_document?document_id=52789) (FPGA-TN-02095).

## <span id="page-25-1"></span>**2.4.9. DDRDLL**

Certus-NX has two identical DDRDLL blocks, located in the lower left and lower right corners of the device. Each DDRDLL (master DLL block) can generate a 9 bit phase shift value corresponding to a 90-degree phase shift of the reference clock input and provide this value to every DQS block and DLLDEL slave delay element. The reference clock can be either from a PLL or an input pin. The DQSBUF uses this value to control the delay of the DQS inputs from a DDR memory interface to achieve a 90-degree shift in order to clock DQ inputs at the center of the data eye.

 The value is also sent to another slave DLL, DLLDEL, that takes a primary clock input and generates a 90-degree shifted clock output to drive the clocking structure. This is useful in an edge-aligned Generic DDR interface, where 90-degree clocking needs to be created. Not all primary clock inputs have associated DLLDEL control. [Figure 2.11](#page-26-1) shows DDRDLL connectivity to a DLLDEL block (connectivity to DQSBUF blocks is similar).

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice





**Figure 2.11. DLLDEL Functional Diagram**

<span id="page-26-1"></span>Each DDRDLL can generate a delay value based on the reference clock frequency. The slave DLLs (DQSBUF and DLLDEL) use the value (code) to either create phase shifted inputs from the DDR memory or create a 90-degree shifted clock. [Figure 2.12](#page-26-2) shows the connections between the DDRDLL and the slave DLLs.



**Figure 2.12. DDRDLL Architecture**

# <span id="page-26-2"></span><span id="page-26-0"></span>**2.5. SGMII TX/RX**

The Certus-NX device utilizes different components/resources for the transmit and receive paths of Serial Gigabit Media Independent Interface (SGMII). For the SGMII transmit path, Generic DDR I/O with X5 gearing are used. For more information, refer to the GDDRX5\_TX.ECLK.Aligned interface section in the Certus-NX High-Speed I/O Interface [\(FPGA-TN-02216\).](https://www.latticesemi.com/view_document?document_id=52892)

For the SGMII receive path, one of the two available hardened CDR (Clock and Data Recovery) Components can be used. There are three main blocks in each CDR: the CDR, deserializer, and FIFO. Each CDR features two loops. The first loop is locked to the reference clock. Once locked, the loop switches to the data path loop where the CDR tracks the data signals to generate the correcting signals that needed to achieve and maintain phase lock with the data. The data is then passed through a deserializer which deserializes the data to 10-bit parallel data. The 10-bit parallel data is then sent to the FIFO bridge, which allows the CDR to interface with the rest of the FPGA.

[Figure 2.13](#page-27-2) shows a block diagram of the SGMII CDR IP.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



The two hardened blocks are located at the bottom left of the chip and uses the high speed I/O Bank 5 for the differential pair input. It is recommended that the reference clock should be entered through a GPIO that has connection to the PLL on the lower left corner as well.

For more information on how to implement the hardened CDR for the SGMII solution, refer to th[e SGMII and Gb](http://www.latticesemi.com/view_document?document_id=52472)  [Ethernet PCS IP Core \(FPGA-IPUG-02077\).](http://www.latticesemi.com/view_document?document_id=52472)



**Figure 2.13. SGMII CDR IP**

# <span id="page-27-2"></span><span id="page-27-0"></span>**2.6. sysMEM Memory**

The Certus-NX devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18 kb RAM with memory core, dedicated input registers and output registers as well as optional pipeline registers at the outputs. Each EBR includes functionality to support true dual-port, pseudo dual-port, single-port RAM, ROM and built in FIFO. In Certus-NX, unused EBR blocks is powered down to minimize power consumption.

## <span id="page-27-1"></span>**2.6.1. sysMEM Memory Block**

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as listed in [Table 2.4.](#page-28-5) FIFOs can be implemented using the built in read and write address counters and programmable full, almost full, empty and almost empty flags. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with 18 bit and 36-bit data widths. For more information, refer to [Memory Usage Guide for Nexus Platform \(FPGA-TN-02094\).](http://www.latticesemi.com/view_document?document_id=52785)

EBR also provides a build in ECC engine, which is available in Commercial/Industrial –8 and –9 speed grades and Automotive –7 speed grade. The ECC engine supports a write data width of 32 bits and it can be cascaded for larger data widths such as x64. The ECC parity generator creates and stores parity data for each 32-bit word written. When a read operation is performed, it compares the data with its associated parity data and report back if any Single Event Upset (SEU) event has disturbed the data. Any single bit data disturb is automatically corrected at the data output. In addition, two dedicated error flags indicate if a single-bit or two-bit error has occurred.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



#### <span id="page-28-5"></span>**Table 2.4. sysMEM Block Configurations**



## <span id="page-28-0"></span>**2.6.2. Bus Size Matching**

All of the multi-port memory modes support different widths on each of the ports (except ECC mode which only supports a write data width of 32 bits). The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

## <span id="page-28-1"></span>**2.6.3. RAM Initialization and ROM Operation**

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

#### <span id="page-28-2"></span>**2.6.4. Memory Cascading**

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

#### <span id="page-28-3"></span>**2.6.5. Single, Dual and Pseudo-Dual Port Modes**

In all the sysMEM RAM modes, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

#### <span id="page-28-4"></span>**2.6.6. Memory Output Reset**

The EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B, respectively. The Global Reset (GSRN) signal can reset both ports. The output data latches and associated resets for both ports are as shown in [Figure 2.14.](#page-29-3) The optional Pipeline Registers at the outputs of both ports are also reset in the same way.





**Figure 2.14. Memory Core Reset**

<span id="page-29-3"></span><span id="page-29-0"></span>For further information on the sysMEM EBR block, see the list of technical documentation in the [References](#page-149-0) section.

## **2.7. Large RAM**

The Certus-NX device includes additional memory resources in the form of Large Random-Access Memory (LRAM) blocks.

The LRAM is designed to work as Single-Port RAM, Dual-Port RAM, Pseudo Dual-Port RAM, and ROM memories. It is meant to function as additional memory resources for the user beyond what is available in the EBR and PFU.

Each individual Large RAM block contains 0.5 Mbits or megabits of memory, and has a programmable data width of up to 32 bits. Cascading Large RAM blocks allows data widths of up to 64 bits. Additionally, there is the ability to use either Error Correction Coding (ECC) or byte enable.

# <span id="page-29-1"></span>**2.8. sysDSP**

The Certus-NX family provides an enhanced sysDSP architecture, making it ideally suited for low-cost, highperformance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters, Fast Fourier Transforms (FFT) functions, Correlators, Reed-Solomon/Turbo/Convolution encoders and decoders. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

## <span id="page-29-2"></span>**2.8.1. sysDSP Approach Compared to General DSP**

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. In the Certus-NX device family, there are many DSP blocks that can be used to support different data widths. This allows the user to use highly parallel implementations of DSP functions. The user can optimize DSP performance versus area by choosing appropriate levels of parallelism[. Figure 2.15](#page-30-1) compares the fully serial implementation to the mixed parallel and serial implementation.





**Figure 2.15. Comparison of General DSP and Certus-NX Approaches**

## <span id="page-30-1"></span><span id="page-30-0"></span>**2.8.2. sysDSP Architecture Features**

The Certus-NX sysDSP block contains two sysDSP slices. The Certus-NX sysDSP Slice has been significantly enhanced to provide functions needed for advanced processing applications. These enhancements provide improved flexibility and resource utilization.

The Certus-NX sysDSP block (two sysDSP slices) supports many functions that include the following:

- Symmetry support. The primary target application is wireless. 1D Symmetry is useful for many applications that use FIR filters when their coefficients have symmetry or asymmetry characteristics. The main motivation for using 1D symmetry is cost/size optimization. The expected size reduction is up to 2x.
	- Odd Mode Filter with Odd number of taps
	- Even Mode Filter with Even number of taps
	- Two dimensional (2D) Symmetry Mode Supports 2D filters for mainly video applications
- Dual-multiplier architecture. Lower accumulator overhead to half and the latency to half compared to single multiplier architecture.
- Fully cascadable DSP across slices. Support for symmetric, asymmetric and non-symmetric filters.
- Multiply (36  $\times$  36, two 18  $\times$  36, four 18  $\times$  18, or eight 9  $\times$  9)
- Multiply Accumulate (supports one  $18 \times 36$  multiplier result accumulation, two  $18 \times 18$  multiplier result accumulation or four 9 × 9 multiplier result accumulation)
- Two Multiplies feeding one Accumulate per cycle for increased processing with lower latency (two 18 × 18 Multiplies feed into an accumulator that can accumulate up to 54 bits)
- Pipeline registers
- 1D Symmetry support. The coefficients of FIR filters have symmetry or negative symmetry characteristics.
	- Odd Mode Filter with Odd number of taps
	- Even Mode Filter with Even number of taps
- 2D Symmetry support. The coefficients of 2D FIR filters have symmetry or negative symmetry characteristics.
	- $\bullet$  3 × 3 and 3 × 5 Internal DSP Slice support
	- 5 × 5 and larger size 2D blocks Semi internal DSP Slice support



- Flexible saturation and rounding options to satisfy a diverse set of applications situations
- Flexible cascading DSP blocks
	- Minimizes fabric use for common DSP functions
	- Enables implementation of FIR Filter or similar structures using dedicated sysDSP slice resources only
	- Provides matching pipeline registers
	- Can be configured to continue cascading from one row of sysDSP slices to another for longer cascade chains
- RTL Synthesis friendly synchronous reset on all registers, while still supporting asynchronous reset for legacy users
- Dynamic MUX selection to allow Time Division Multiplexing (TDM) of resources for applications that require processor-like flexibility that enables different functions for each clock cycle

For most cases, as shown in [Figure 2.16,](#page-31-0) the Certus-NX sysDSP block is backwards-compatible with the LatticeECP3<sup>™</sup> sysDSP block, such that, legacy applications can be targeted to Certus-NX sysDSP[. Figure 2.16](#page-31-0) shows the diagram of sysDSP block.



**Figure 2.16. DSP Functional Block Diagram**

<span id="page-31-0"></span>The Certus-NX sysDSP block supports the following basic elements.

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Summation)

[Table 2.5](#page-32-2) shows the capabilities of Certus-NX sysDSP block versus the above functions.



#### <span id="page-32-2"></span>**Table 2.5. Maximum Number of Elements in a sysDSP block**

Some options are available in the four elements. The input register in all the elements can be directly loaded or can be loaded as a shift register from previous operand registers. By selecting *dynamic operation,* the following operations are possible:

- In the Add/Sub option, the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.

<span id="page-32-0"></span>For further information, refer to [sysDSP Usage Guide for Nexus Platform \(FPGA-TN-02096\).](http://www.latticesemi.com/view_document?document_id=52791)

# **2.9. Programmable I/O (PIO)**

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysI/O buffers and pads. In Certus-NX devices, the PIO are assembled into groups of two PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

<span id="page-32-1"></span>On all the Certus-NX devices, two adjacent PIO can be combined to provide a complementary output driver pair.

# **2.10. Programmable I/O Cell (PIC)**

The programmable I/O cells (PIC) provides I/O function and necessary gearing logic associated with PIO. Certus-NX consists of base PIC and gearing PIC.

Base PICs contain three blocks: an input register block, output register block, and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic. Base PICs cover the top and left/right bank. Gearing PICs contain gearing logic and edge monitor used for locating the center of data window. Gearing PICs cover the bottom banks to support DDR operation.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.







<span id="page-33-0"></span>

**Figure 2.18. Wide Range Programmable I/O Cells**

<span id="page-33-1"></span>© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## <span id="page-34-0"></span>**2.10.1. Input Register Block**

The input register blocks for the PIO on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition, the input register blocks for the PIO on the bottom edges include built-in FIFO logic to interface to DDR and LPDDR memory.

The Input register block on the bottom side includes gearing logic and registers to implement IDDRX1, IDDRX2, IDDRX4, IDDRX5 gearing functions. With two PICs sharing the DDR register path, it can also implement the IDDRX71 function used for 7:1 LVDS interfaces. It uses three sets of registers – shift, update, and transfer to implement gearing and the clock domain transfer. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. For more information on gearing function, refer to Certus-NX [High-Speed I/O Interface \(FPGA-TN-02216\).](https://www.latticesemi.com/view_document?document_id=52892)

### <span id="page-34-1"></span>**2.10.2.1. Input FIFO**

The Certus-NX PIO has a dedicated input FIFO per single-ended pin for input data register for DDR Memory interfaces. The FIFO resides before the gearing logic. It transfers data from DQS domain to continuous ECLK domain. On the Write side of the FIFO, it is clocked by DQS clock, which is the delayed version of the DQS Strobe signal from DDR memory. On the Read side of FIFO, it is clocked by ECLK. ECLK may be any high-speed clock with identical frequency as DQS (the frequency of the memory chip). Each DQS group has one FIFO control block. It distributes FIFO read/write pointers to every PIC in same DQS group. DQS Grouping and the DQS Control Block is described in [DDR Memory Support](#page-37-0) section.



#### <span id="page-34-3"></span>**Table 2.6. Input Block Port Description**

[Figure 2.19](#page-34-2) shows the input register block for the PIO on the top, left, and right edges.



#### <span id="page-34-2"></span>**Figure 2.19. Input Register Block for PIO on Top, Left, and Right Sides of the Device**

<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice







\*For 7:1 LVDS interface only. It is required to use PIO pair pins (PIOA/B or PIOC/D).

**Figure 2.20. Input Register Block for PIO on Bottom Side of the Device**

## <span id="page-35-1"></span><span id="page-35-0"></span>**2.10.2. Output Register Block**

The output register block registers signals from the core of the device before they are passed to the sysI/O buffers.

The Certus-NX output data path has programmable registers and output gearing logic. On the bottom side, the output register block can support 1x, 2x, x4, x5, and 7:1 gearing enabling high speed DDR and DDR memory interfaces. On the top, left, and right sides, the banks support 1x gearing. The Certus-NX output data path diagram is shown in Figure [2.21. T](#page-35-2)he programmable delay cells are also available in the output data path.

For a detailed description of the output register block modes and usage, refer to Certus-NX [High-Speed I/O Interface](https://www.latticesemi.com/view_document?document_id=52892)  [\(FPGA-TN-02216\).](https://www.latticesemi.com/view_document?document_id=52892)



<span id="page-35-2"></span>**Figure 2.21. Output Register Block on Top, Left, and Right Sides**




\*For 7:1 LVDS interface only. It is required to use PIO pair pins PIOA/B.

#### **Figure 2.22. Output Register Block on Bottom Side**



#### **Table 2.7. Output Block Port Description**

### **2.11. Tri-state Register Block**

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysI/O buffers. The block contains a register for SDR operation. In SDR, the TD input feeds one of the flip-flops that then feeds the output. In DDR, operations used mainly for DDR memory interfaces can be implemented on the bottom side of the device. Here, two inputs feed the tri-state registers clocked by both ECLK and SCLK.

<span id="page-36-0"></span>[Figure 2.23](#page-36-0) and [Figure 2.24](#page-37-0) show the Tri-state Register Block functions on the device. For a detailed description of the tri-state register block modes and usage, refer to Certus-NX [High-Speed I/O Interface \(FPGA-TN-02216\).](https://www.latticesemi.com/view_document?document_id=52892)



**Figure 2.23. Tri-state Register Block on Top, Left, and Right Sides**







<span id="page-37-0"></span>



## **2.12. DDR Memory Support**

### **2.12.1. DQS Grouping for DDR Memory**

Certain PICs have additional circuitry to allow the implementation of high-speed source synchronous and DDR3/DDR3L, LPDDR2 or LPDDR3 memory interfaces. The support varies by the edge of the device as detailed below.

The Bottom bank PIC have fully functional elements supporting DDR3/DDR3L, LPDDR2, or LPDDR3 memory interfaces. Every 16 PIO on the bottom side are grouped into one DQS group, as shown in [Figure 2.25.](#page-38-0) Within each DQS group, there are two pre-placed pins for DQS and DQS# signals. The rest of the pins in the DQS group can be used as DQ signals and DM signal. The number of pins in each DQS group bonded out is package dependent. DQS groups with less than 11 pins bonded out can only be used for LPDDR2/3 Command/ Address busses. In DQS groups with more than 11 pins bonded out, up to two pre-defined pins are assigned to be used as virtual  $V_{CCIO}$ , by driving them high to make extra connections to the V<sub>CCIO</sub> power supply. These soft connections to V<sub>CCIO</sub> help reduce SSO noise. For details, refer to Certus-NX [High-Speed I/O Interface \(FPGA-TN-02216\).](https://www.latticesemi.com/view_document?document_id=52892)





#### **Figure 2.25. DQS Grouping on the Bottom Edge**

### <span id="page-38-0"></span>**2.12.2. DLL Calibrated DQS Delay and Control Block (DQSBUF)**

To support DDR memory interfaces (DDR3/DDR3L, LPDDR2/3), the DQS strobe signal from the memory must be used to capture the data (DQ) in the PIC registers during memory reads. This signal is output from the DDR memory device aligned to data transitions and must be time shifted before it can be used to capture data in the PIC. This time shift is achieved by using the DQSBUF programmable delay line in the DQS Delay Block (DQS read circuit). The DQSBUF is implemented as a slave delay line and works in conjunction with a master DDRDLL.

This block also includes a slave delay line to generate delayed clocks used during writes to generate DQ and DQS with correct phases within one DQS group. There is a third delay line inside this block used to provide write leveling for DDR write if needed.

Each of the read and write side delays can be dynamically shifted using margin control signals from the core logic.

The FIFO Control Block include here generates the Read and Write Pointers for the FIFO inside the Input Register Block. These pointers are generated to control the DQS to ECLK domain crossing using the FIFO module.





**Figure 2.26. DQS Control and Delay Block (DQSBUF)**

#### **Table 2.9. DQSBUF Port List Description**





# **2.13. sysI/O Buffer**

Each I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysI/O buffers allow the user to implement a wide variety of standards that are found in today's systems including LVDS, HSUL, SSTL Class I and II, LVCMOS, and LVTTL.

The Certus-NX family contains multiple Programmable I/O Cell (PIC) blocks. Each PIC contains two Programmable I/O, PIOA and PIOB. Each PIO includes a sysI/O buffer and I/O logic. Two adjacent PIO can be joined to provide a differential I/O pair referred to as True and Comp, where True Pad is associated with the positive side of the differential I/O, and the complement with the negative.

The top, left, and right side banks support I/O standards from 3.3 V to 1.0 V while the bottom supports I/O standards from 1.8 V to 1.0 V. Every pair of I/O on the bottom bank also have a true LVDS and SLVS Tx Driver. In addition, the bottom bank supports single-ended input termination. Both static and dynamic termination are supported. Dynamic termination is used to support the DDR/LPDDR interface standards. For more information about DDR implementation in I/O Logic and DDR memory interface support, refer to Certus-NX [High-Speed I/O Interface \(FPGA-TN-02216\).](https://www.latticesemi.com/view_document?document_id=52892)

### **2.13.1. Supported sysI/O Standards**

Certus-NX sysI/O buffers supports both single-ended differential and differential standards. Single-ended standards can be further subdivided into internally ratioed standards such as LVCMOS, LVTTL, and externally referenced standards such as HSUL and SSTL. The buffers support the LVTTL, LVCMOS 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V standards. Differential standards supported include LVDS, SLVS, differential LVCMOS, differential SSTL, and differential HSUL. For better support of video standards, subLVDS is also supported[. Table 2.10](#page-40-0) an[d Table 2.11](#page-41-0) provide a list of sysI/O standards supported in Certus-NX devices.



#### <span id="page-40-0"></span>**Table 2.10. Single-Ended I/O Standards**

**Note:**

1. Output supported by LVCMOS10H.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



<span id="page-41-0"></span>



### **2.13.2. sysI/O Banking Scheme**

Certus-NX devices have up to eight banks in total. For 40K device, there are one bank on top, two banks each at left and right side of device, and three on the bottom side of device. For 17k device, one bank on top, one on right side and three on the bottom side of device. The higher density Certus-NX device has more pins in each bank. Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 support up to V<sub>CCIO</sub> 3.3 V while Bank 3, Bank 4, and Bank 5 support up to V<sub>CCIO</sub> 1.8 V. In addition, Bank 3, Bank 4, and Bank 5 support two VREF inputs for flexibility to receive two different referenced input levels on the same bank[. Figure 2.27](#page-42-0) shows the location of each bank.





**\*Note:** Bank not available in LFD2NX-17.

#### **Figure 2.27. sysI/O Banking**

#### <span id="page-42-0"></span>**2.13.2.1. Typical sysI/O Behavior During Power-up**

The internal Power-On-Reset (POR) signal is deactivated when  $V_{CC}$  and  $V_{CCAUX}$  have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all other  $V_{CClO}$ banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. For more information about controlling the output logic state with valid input logic levels during power-up in Certus-NX devices, see the list of technical documentation i[n References](#page-149-0) section.

 $V_{CC}$  and  $V_{CCAUX}$  supply the power to the FPGA core fabric, whereas  $V_{CCIO}$  supplies power to the I/O buffers. In order to simplify the system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. For the different power supply voltage levels by the I/O banks, refer to Certus-NX [High-Speed I/O Interface \(FPGA-TN-02216\)](https://www.latticesemi.com/view_document?document_id=52892) for detailed information.

#### **2.13.2.2. VREF1 and VREF2**

Bank 3, Bank 4, and Bank 5 can support two separate V<sub>REF</sub> input voltages, VREF1, and VREF2. To assign a V<sub>REF</sub> driver, use IO\_Type = VREF1\_DRIVER or VREF2\_DRIVER. To assign V<sub>REF</sub> to a buffer, use VREF1\_LOAD or VREF2\_LOAD.

#### **2.13.2.3. sysI/O Standards Supported by I/O Bank**

All banks can support multiple I/O standards under the  $V_{\text{CLO}}$  rules discussed above. [Table 2.12](#page-43-0) and [Table 2.13](#page-43-1) summarize the I/O standards supported on various sides of the Certus-NX device.



#### <span id="page-43-0"></span>**Table 2.12. Single-Ended I/O Standards Supported on Various Sides**



**Note:**

1. Left bank is not available in LFD2NX-17.

#### <span id="page-43-1"></span>**Table 2.13. Differential I/O Standards Supported on Various Sides**



**Note:**

1. Left bank is not available in LFD2NX-17.

#### **2.13.2.4. Hot Socketing**

The Certus-NX devices have been carefully designed to ensure predictable behavior during power-up and power-down. During power-up and power-down sequences, the I/O remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled within specified limits. Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 are fully hot hot socketable. Bank 3, Bank 4, and Bank 5 do not support hot socketing.

### **2.13.3. sysI/O Buffer Configurations**

This section describes the various sysI/O features available on the Certus-NX device. Refer to Certus-NX [High-Speed I/O](https://www.latticesemi.com/view_document?document_id=52892)  [Interface \(FPGA-TN-02216\)](https://www.latticesemi.com/view_document?document_id=52892) for detailed information.



# **2.14. Analog Interface**

The Certus-NX family can provide an analog interface consisting of two Analog to Digital Converters (ADC), three continuous time comparators, and an internal junction temperature monitoring diode. This feature is available in Commercial/Industrial –8 and –9 speed grades and Automotive –7 speed grade. The two ADCs can operate either sequentially or simultaneously.

### **2.14.1. Analog to Digital Converters**

The Analog to Digital Convertor is a 12-bit, 1 MSPS SAR (Successive Approximation Register) architecture converter. The ADC supports both continuous and single shot conversion modes.

The ADC input is selected among pre-selected GPIO input pairs, dedicated analog input pair, the internal junction temperature sensing diode and internal voltage rails. The input signal can be converted in either uni-polar or bi-polar mode.

The reference voltage is selectable between the 1.2 V internal reference generator and an external reference. The ADC can convert up to a 1.8 V input signal with a 1.8 V external reference voltage. The ADC has an auto-calibration function which calibrates the gain and offset.

### **2.14.2. Continuous Time Comparators**

The continuous-time comparator can be used to monitor a dedicated input pair or a GPIO input pair. The output of the comparator is provided as continuous and latched outputs.

### **2.14.3. Internal Junction Temperature Monitoring Diode**

On-die junction temperature can be monitored using the internal junction temperature monitoring diode. The PTAT (proportional to absolute temperature) diode voltage can be monitored by the ADC to provide a digital temperature readout. Refer to ADC [Usage Guide for Nexus Platform](http://www.latticesemi.com/view_document?document_id=52779) (FPGA-TN-02129) for more details.

# **2.15. IEEE 1149.1-Compliant Boundary Scan Testability**

All Certus-NX devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test Access Port (TAP). This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/O: TDI, TDO, TCK, and TMS. The test access port uses  $V_{CCO1}$  for power supply. The test access port is supported for  $V_{\text{CCIO1}} = 1.8 \text{ V} - 3.3 \text{ V}$ .

For more information, refer to sysCONFIG User [Guide for Nexus Platform \(FPGA-TN-02099\).](http://www.latticesemi.com/view_document?document_id=52790)



# **2.16. Device Configuration**

All Certus-NX devices contain various ports that can be used for configuration, including a Test Access Port (TAP). The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. JTAG\_EN is the only dedicated configuration pin*. PPROGRAMN/INITN/DONE* are enabled by default, but can be turned into GPIO*.* The remaining sysCONFIG pins are used as dual function pins. Refer t[o sysCONFIG](http://www.latticesemi.com/view_document?document_id=52790)  User [Guide for Nexus Platform \(FPGA-TN-02099\)](http://www.latticesemi.com/view_document?document_id=52790) for more information about using the dual-use pins as general purpose I/O.

There are various ways to configure a Certus-NX device:

- JTAG (TAP)
- Master Serial Peripheral Interface (SPI) to load from external SPI flash using ×1, ×2, or ×4 (QSPI) interfaces.
- Inter-Integrated Circuit Bus (I<sup>2</sup>C)
- Improved Inter-Integrated Circuit Bus (I3C)
- Slave SPI from a system host
- Lattice Memory Mapped Interface (LMMI), refer to sysI/O Usage Guide [for Nexus Platform](https://www.latticesemi.com/view_document?document_id=52792) (FPGA-TN-02067) for details.
- JTAG, SSPI, MSPI,  $I^2C$ , and I3C are supported for  $V_{\text{CCIO}} = 1.8$  V 3.3 V

On power-up, based on the voltage level (high or low) of the PROGRAMN pin, the FPGA SRAM is configured by the appropriate sysCONFIG port. If PROGRAMN pin is *low*, the FPGA is in the Slave configuration ports (Slave SPI, Slave I<sup>2</sup>C or Slave I3C) and is waiting for the correct Slave Configuration port activation key. PROGRAMN must be driven high within 50 ns of the end of transmission of the Slave Configuration port activation key, that is, the de-assertion of SCSN. If no slave port is declared active before the PROGRAMN pin is sensed HIGH, the FPGA is in Master SPI booting mode. In Master SPI booting mode, the FPGA boots from an external SPI flash. Once a configuration port is activated, it remains active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by enabling the JTAG\_EN pin and sending the appropriate command through the TAP port.

### **2.16.1. Enhanced Configuration Options**

Certus-NX devices have enhanced configuration features such as:

- Early I/O release
- Bitstream decryption
- Decompression support
- Watchdog Timer support
- Dual and Multi-boot image support

Early I/O Release is a new configuration feature in which certain I/O banks are released earlier so that customer systems have minimal disruption. For more details, refer to sysCONFIG User [Guide for Nexus Platform \(FPGA-TN-](http://www.latticesemi.com/view_document?document_id=52790)[02099\).](http://www.latticesemi.com/view_document?document_id=52790)

Watchdog Timer is a new configuration feature that helps the user add a programmable timer option for timeout applications.

#### **2.16.2.1. Dual-Boot and Multi-Boot Image Support**

Dual-boot and multi-boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the Certus-NX devices can be re-booted from this new configuration file. If there is a problem, such as corrupt data during download or incorrect version number with this new boot image, the Certus-NX device can revert back to the original backup golden configuration and try again. This all can be done without power cycling the system. For more information, refer to sysCONFIG User [Guide for Nexus Platform \(FPGA-TN-02099\).](http://www.latticesemi.com/view_document?document_id=52790)



# **2.17. Single Event Upset (SEU) Handling**

Certus-NX devices are unique because the underlying technology used to build these devices is much more robust and less prone to soft errors.

Certus-NX devices have an improved, hardware implemented, Soft Error Detection (SED) circuit which can be used to detect SRAM errors so they can to be corrected. There are two layers of SED implemented in Certus-NX making it more robust and reliable.

The SED hardware in Certus-NX devices is part of the Configuration block. The SED module in Certus-NX is an enhanced version as compared to the SED modules implemented in other Lattice devices. The configuration data is divided into frames so that the entire FPGA can be programmed precisely with ease. The SED hardware reads data from the FPGAs configuration memory and performs an Error Correcting Code (ECC) calculation on every frame of configuration data (see [Figure 2.1\)](#page-15-0). Once an error is detected, a notification is generated and SED resumes operation. For single bit errors, the corrected value is rewritten to the particular frame using ECC information. If more than one bit error is detected within one frame of configuration data, an error message is generated. Certus-NX devices also have dedicated logic to perform Cycle Redundancy Code (CRC) checks for the entire bitstream, which runs in parallel along with ECC.

After the ECC is calculated on all frames of configuration data, CRC is calculated and checked for the entire bitstream. ECC and CRC checks do not include the contents of RAMs (EBR, Large RAM, and distributed RAM).

For further information on SED support, refer to [Soft Error Detection \(SED\)/Correction \(SEC\) User](http://www.latticesemi.com/view_document?document_id=52788) Guide for Nexus Platform [\(FPGA-TN-02076\).](http://www.latticesemi.com/view_document?document_id=52788)

# **2.18. On-Chip Oscillator**

The Certus-NX device features two on board oscillators. Both Oscillators are controlled with internally generated current.

The low frequency oscillator (LFOSC) is tailored for low power operation and runs at a nominal frequency of 128 kHz. The LFOSC always runs and can be used to perform always on functions with the lowest possible power. The high frequency oscillator (HFOSC) runs at a nominal frequency of 450 MHz, but can be divided down to a range of 256 MHz to 2 MHz by user attributes.



# **2.19. User I²C IP**

The Certus-NX device has one hard I<sup>2</sup>C interface, which can be configured either as a master (controller) or a slave (responder). The pins for the I²C interface are pre-assigned.

The interface core has the option to delay the either the input or the output data (SDA), or both, by 50 ns nominal, using dedicated on-chip delay elements. This provides an easier interface to any external I<sup>2</sup>C components. In addition, 50 ns glitch filters are available for both SDA and SCL.

When the interface is configured as master (controller), it is able to control other devices on the  $I^2C$  bus through the pre-assigned pins. When the core is configured as a slave (responder), the device is able to provide, for example, I/O expansion to an I<sup>2</sup>C master (controller). The I<sup>2</sup>C core supports the following functionality:

- Master (controller) and slave (responder) operation
- 7-bit and 10-bit addressing
- Multi-master (controller) arbitration support
- Clock stretching
- Up to 1 MHz data transfer speed (Standard-Mode, Fast-Mode, Fast-Mode Plus)
- General Call support
- Optional receive and transmit data FIFOs with programmable sizes
- Optional 50 ns delay on input or output data (SDA), or both
- Hard-Connection and Programmable I/O Connection Support
- Programmable to a mode compliant with I3C requirements on legacy I<sup>2</sup>C Slave Devices.
- Fast-Mode and Fast-Mode Plus Support
- Disabled Clock Stretching
- 50 ns SCL and SDA Glitch Filters
- Programmable 7-bit Address

For further information on the User I<sup>2</sup>C, refer to I<sup>2</sup>[C Hardened IP Usage Guide](http://www.latticesemi.com/view_document?document_id=52784) for Nexus Platform (FPGA-TN-02142).

## **2.20. Trace ID**

Each Certus-NX device contains a unique (per device) TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factoryprogrammed. The TraceID is accessible through the SPI, I2C, or JTAG interfaces. For further information on TraceID, refer to [Using TraceID \(FPGA-TN-02084\).](https://www.latticesemi.com/view_document?document_id=39093)

# **2.21. Density Shifting**

The Certus-NX family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a low utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization impact the likelihood of success in each case. An example is that some user I/O may become No Connects in smaller devices in the same package. Refer to the Certus-NX Pin Migration Tables and Lattice Radiant software for specific restrictions and limitations.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



# **2.22. Peripheral Component Interconnect Express (PCIe)**

The Certus-NX -40 Device features one lane of hardened PCIe block on the top side of the device. The PCIe block implements all three layers defined by the PCI Express Specification: Physical, Data Link, and Transaction as shown in [Figure 2.28.](#page-48-0) Below is a summary of the features supported by the PCIe block:

- Gen 1 (2.5 Gbps) and Gen 2 (5.0 Gbps) speed
- PCIe Express Base Specification 3.0 compliant including compliance with earlier PCI Express Specifications
- Multi-function support with up to four physical functions
- Endpoint and Root Complex support
- Type 0 Configuration Registers in Endpoint Mode
- Complete Error-Handling Support
- 32 bit Core Data Width
- Many power management features including power budgeting



#### **Figure 2.28. PCIe Core**

<span id="page-48-0"></span>The hardened PCIe block can be instantiated with the primitive *PCIe* through Lattice Radiant software however, it is not recommended to directly instantiate the PCIe primitive itself. It is highly recommended to generate the PCIe Endpoint Soft IP through the Radiant IP Catalog & IP Block Wizard instead. In [Figure 2.29,](#page-49-0) the PCIe core is configured as an Endpoint using a soft IP wrapper that provides useful functions such as bridging support for bus interfaces and DMA applications. In addition to the standard Transaction Layer Packet (TLP) interface, the data interface can also be configured to be AXI4 or AHB-Lite as well. The PCIe hardened block also features a register interface for LMMI and User Configuration Space Register Interface (UCFG). The PCIe block has many registers which contain information about the current status of the PCIe block as well as the capability to dynamically switch PCIe settings. One easy way to access these registers is through the Reveal Controller Tool.

For more information about the PCIe soft IP, refer to th[e PCIe Endpoint IP Core](http://www.latticesemi.com/view_document?document_id=52467) document.





**Figure 2.29. PCIe Soft IP Wrapper**

# <span id="page-49-0"></span>**2.23. Cryptographic Engine**

The Certus-NX family of devices support several cryptographic features that helps customer secure their design. Some of the key cryptographic features include Advanced Encryption Standard (AES) encryption, Hashing Algorithms, and true random number generation (TRNG). The Certus-NX device also features bitstream encryption (AES-256), used for protecting confidential FPGA bitstream data, and bitstream authentication (using ECDSA), which maintains bitstream integrity and protects the FPGA design bitstream from copying and tampering.

The Cryptographic Engine (CRE) is the main block, which is responsible for bitstream encryption as well as authentication of the Certus-NX device. Once the bitstream is authenticated and the device is ready for user functions, the CRE is available to implement various cryptographic functions in the FPGA design. To enable specific cryptographic functions, the CRE has to be configured by setting a few registers.

The Cryptographic Engine supports the below user-mode features:

- True Random Number Generator (TRNG)
- Secure Hashing Algorithm (SHA)-256 bit
- Message Authentication Codes (MACs) HMAC
- Lattice Memory Mapped Interface (LMMI) to user logic
- High Speed Port (HSP) for FIFO-based streaming data transfer



**Figure 2.30. Cryptographic Engine Block Diagram**



# **3. DC and Switching Characteristics for Commercial and Industrial**

All specifications in this chapter are characterized within recommended operating conditions unless otherwise specified.

# **3.1. Absolute Maximum Ratings**

#### **Symbol Parameter Min Max Unit**  $V_{\text{CC}}$ ,  $V_{\text{CCECLK}}$  and  $V$  is supply Voltage and  $V$  and V<sub>CCAUX</sub>, V<sub>CCAUXA</sub>, V<sub>CCAUXH3</sub>, V<sub>CCAUXH4</sub>, V<sub>CCAUXH5</sub> Supply Voltage –0.5 1.98 V  $V_{\text{CCIO0}, 1, 2, 6, 7}$  I/O Supply Voltage  $V$  and  $V$  and  $V$  and  $V$  and  $V$  and  $V$  and  $V$  $V_{\text{CCIO3}, 4, 5}$  I/O Supply Voltage  $V_{\text{CCIO3}, 4, 5}$  1.98 V  $V_{CCPLL\ DPHYO, 1}$  | Hardened D-PHY PLL Supply Voltage  $-0.5$  | 1.10 | V V<sub>CCPLLSD0</sub> SerDes Block PLL Supply Voltage – 1.98 1.98 V  $V_{\text{CCA DPHV0, 1}}$  Analog Supply Voltage for Hardened D-PHY  $-0.5$  1.98 V  $V_{\text{CC}$  Deprivo, 1 Digital Supply Voltage for Hardened D-PHY  $-0.5$  1.10 V  $V_{CCSD0}$  SerDes Supply Voltage  $V_{CCSD0}$  and  $V$ VCCADC18 ADC Block 1.8 V Supply Voltage –0.5 1.98 V  $V_{\text{CCAUXSD}}$   $\qquad \qquad$  SerDes and AUX Supply Voltage  $\qquad \qquad$   $\qquad \qquad \qquad$   $\qquad \qquad \qquad$   $\qquad \qquad \qquad \qquad$   $\qquad \qquad \qquad \qquad \qquad$   $\qquad \qquad \qquad$  — Input or I/O Voltage Applied, Bank 0, Bank 1, Bank 2, Bank 6, Bank 7  $-0.5$   $\vert$  3.63  $\vert$  V — Input or I/O Voltage Applied, Bank 3, Bank 4, Bank 5 –0.5 1.98 V — Voltage Applied on SerDes Pins –0.5 1.98 V T<sub>A</sub> Storage Temperature (Ambient) –65 +150 +150 °C T<sup>J</sup> Junction Temperature — +125 °C

#### **Table 3.1. Absolute Maximum Ratings**

**Notes**:

- Stress above those listed under the *Absolute Maximum Ratings* may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- Compliance with the Lattice [Thermal Management d](http://www.latticesemi.com/dynamic/view_document.cfm?document_id=210)ocument is required.
- All voltages referenced to GND.
- All  $V_{CCAUX}$  should be connected on PCB.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# <span id="page-51-0"></span>**3.2. Recommended Operating Conditions1, 2, 3**



#### **Table 3.2. Recommended Operating Conditions**

**Notes**:

1. For correct operation, all supplies must be held in their valid operation voltage range.

2. All supplies with same voltage should be from the same voltage source. Proper isolation filters are needed to properly isolate noise from each other.

3. Common supply rails must be tied together except SerDes.

4. MSPI (Bank 0) and JTAG, SSPI, I<sup>2</sup>C, and I3C (Bank 1) ports are supported for V<sub>CCIO</sub> = 1.8 V to 3.3 V.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



### **3.3. Power Supply Ramp Rates**

#### **Table 3.3. Power Supply Ramp Rates**



**Notes**:

1. Assumes monotonic ramp rates.

2. All supplies need to be in the operating range as defined in [Recommended Operating Conditions1, w](#page-51-0)hen the device has completed configuration and entering into User Mode. Supplies that are not in the operating range needs to be adjusted to faster ramp rate, or the user has to delay configuration or wake up.

### **3.4. Power up Sequence**

Power-On-Reset (POR) puts the Certus-NX device into a reset state. There is no power up sequence required for the Certus-NX device.





### **3.5. On-Chip Programmab**l**e Termination**

The Certus-NX devices support a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 40 Ω, 50 Ω, 60 Ω, or 75 Ω.
- Common mode termination of 100  $\Omega$  for differential inputs.



**Parallel Single-Ended Input**

 $Zo = 50$ 



**Differential Input**

**Figure 3.1. On-Chip Termination**

See [Table 3.5](#page-53-0) for termination options for input modes.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



#### <span id="page-53-0"></span>**Table 3.5. On-Chip Termination Options for Input Modes**



**Note**:

1. TERMINATE to  $V_{CCIO}/2$  (Single-Ended) and DIFFRENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only left and right banks have this feature.

Use of TERMINATE to V<sub>CCIO</sub>/2 and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank. On-chip termination tolerance –10%/+60%.

Refer to sysI/O Usage Guide [for Nexus Platform \(FPGA-TN-02067\)](https://www.latticesemi.com/view_document?document_id=52792) for on-chip termination usage and value ranges.

## **3.6. Hot Socketing Specifications**

#### **Table 3.6. Hot Socketing Specifications for GPIO**



**Notes**:

1.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PD}$ , or  $I_{BH}$ .

2. Hot socketing specs are defined at a device junction temperature of 85 °C or below. When the device junction temperature is above 85  $°C$ , the IDK current can exceed the above spec.

3. Going beyond the hot socketing range specified here causes exponentially higher leakage currents and potential reliability issues. A total of 64 mA per 8 I/O should not be exceeded.

# **3.7. ESD Performance**

Refer to the Certus-NX Product Family Qualification Summar[y](http://www.latticesemi.com/dynamic/view_document.cfm?document_id=34723) for complete Commercial and Industrial grade qualification data, including ESD performance.



# **3.8. DC Electrical Characteristics**

#### **Table 3.7. DC Electrical Characteristics – Wide Range**



**Notes**:

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.

2. The input leakage current  $I_{\text{IH}}$  is the worst case input leakage per GPIO when the pad signal is high and also higher than the bank  $V_{\text{CCIO}}$ . This is considered a mixed mode input.



#### **Table 3.8. DC Electrical Characteristics – High Speed**

**Note:**

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.

#### **Table 3.9. Capacitance – Wide Range**



**Note**:

1.  $T_A 25 \text{ °C}, f = 1.0 \text{ MHz}.$ 

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



#### **Table 3.10. Capacitance – High Performance**



**Note:** 

1.  $T_A 25 °C$ ,  $f = 1.0$  MHz.

#### **Table 3.11. Single Ended Input Hysteresis – Wide Range**



#### **Table 3.12. Single Ended Input Hysteresis – High Performance**



## **3.9. Supply Currents**

For estimating and calculating current, use Power Calculator in Lattice Design software.

This operating and peak current is design dependent, and can be calculated in Lattice Design software. Some blocks can be placed into low current standby modes. Refer to Certus-NX [Power Usage Guide](https://www.latticesemi.com/view_document?document_id=52899) (FPGA-TN-02214).

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# **3.10. sysI/O Recommended Operating Conditions**

#### **Table 3.13. sysI/O Recommended Operating Conditions**



**Notes**:

- 1. Single-ended input can mix into I/O Banks with V<sub>CCIO</sub> different from the standard requires due to some of these input standards use internal supply voltage source (V<sub>CC</sub>, V<sub>CCAUX</sub>) to power the input buffer, which makes them to be independent of V<sub>CCIO</sub> voltage. For more details, refer to [sysI/O Usage Guide for Nexus Platform \(FPGA-TN-02067\).](https://www.latticesemi.com/view_document?document_id=52792) The following is a brief guideline to follow:
	- a. Weak pull-up on the I/O must be set to OFF.
	- b. Bank 3, Bank 4, and Bank 5 I/O can only mix into banks with V<sub>CCIO</sub> higher than the pin standard, due to clamping diode on the pin in these banks. Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 does not have this restriction.
	- c. LVCMOS25 uses V<sub>CCIO</sub> supply on input buffer in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7. It can be supported with V<sub>CCIO</sub> = 3.3 V to meet the V<sub>IH</sub> and V<sub>IL</sub> requirements, but there is additional current drawn on V<sub>CCIO</sub>. Hysteresis has to be disabled when using 3.3 V supply voltage.
	- d. LVCMOS15 uses V<sub>CCIO</sub> supply on input buffer in Bank 3, Bank 4, and Bank 5. It can be supported with V<sub>CCIO</sub> = 1.8 V to meet the  $V_{\text{IH}}$  and  $V_{\text{IL}}$  requirements, but there is additional current drawn on  $V_{\text{CCIO}}$ .

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02078-1.5 57



- 2. Single-ended LVCMOS inputs can mixed into I/O Banks with different  $V_{CClO}$ , providing weak pull-up is not used. For additional information on Mixed I/O in Bank V<sub>CCIO</sub>, refer to [sysI/O Usage Guide for Nexus Platform \(FPGA-TN-02067\)](https://www.latticesemi.com/view_document?document_id=52792).
- 3. These inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V<sub>CCAUXH</sub> power supply. These inputs require the V<sub>REF</sub> pin to provide the reference voltage in the Bank. Refer to sysI/O Usage Guide for [Nexus Platform \(FPGA-TN-02067\)](https://www.latticesemi.com/view_document?document_id=52792) for details**.**
- 4. All differential inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V<sub>CCAUXH</sub> power supply. There is no differential input signaling supported in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7.
- 5. These outputs are emulating differential output pair with single-ended output drivers with true and complement outputs driving on each of the corresponding true and complement output pair pins. The common mode voltage,  $V_{CM}$ , is  $\frac{y}{2} \times V_{CCIO}$ . Refer to [sysI/O Usage Guide for Nexus Platform \(FPGA-TN-02067\)](https://www.latticesemi.com/view_document?document_id=52792) for details**.**
- 6. V<sub>CCIO</sub> = 1.35 V is only supported in Bank 3, Bank 4, and Bank 5, for use with DDR3L interface in the bank. These Input and Output standards can fit into the same bank with the  $V_{\text{CCIO}} = 1.35$  V.
- 7. LVCMOS15 input uses V<sub>CCIO</sub> supply voltage. If V<sub>CCIO</sub> is 1.8 V, the DC levels for LVCMOS15 are still met, but there could be increase in input buffer current.

# **3.11. sysI/O Single-Ended DC Electrical Characteristics**

**Table 3.14. sysI/O DC Electrical Characteristics – Wide Range I/O**

| Input/Output<br>Standard <sup>2</sup> | $V_{IL}$ |                               | V <sub>IH</sub>               |                    | $V_{OL}$ Max   | $V_{OH}$ Min             |  |   |  |  |
|---------------------------------------|----------|-------------------------------|-------------------------------|--------------------|----------------|--------------------------|--|---|--|--|
|                                       | Min(V)   | Max(V)                        | Min(V)                        | Max(V)             | (V)            | (V)                      | $I_{OL}(mA)$                                 | $I_{OH}(mA)$                                |  |  |
| LVTTL33<br>LVCMOS33                   |          | 0.8                           | 2.0                           | 3.465 <sup>4</sup> | 0.4            | $V_{CCD} - 0.4$          | 2, 4, 8,<br>12, 16,<br>$"50RS"$ <sup>3</sup> | $-2, -4, -8,$<br>$-12, -16,$<br>"50 $RS''3$ |  |  |
| LVCMOS25                              |          | 0.7                           | 1.7                           | 3.465 <sup>4</sup> | 0.4            | $V_{\text{CCIO}} - 0.45$ | 2, 4, 8,<br>10,<br>"50 $RS''3$               | $-2, -4, -8,$<br>$-10,$<br>"50 $RS''3$      |  |  |
| LVCMOS18                              |          | $0.35 \times V_{\text{CCIO}}$ | $0.65 \times V_{\text{CCIO}}$ | 3.465 <sup>4</sup> | 0.4            | $V_{\text{CCIO}} - 0.45$ | 2, 4, 8,<br>"50 $RS''3$                      | $-2, -4, -8,$<br>"50 $RS''3$                |  |  |
| LVCMOS15                              |          | $0.35 \times V_{\text{CCIO}}$ | $0.65 \times V_{\text{CCIO}}$ | 3.465 <sup>4</sup> | 0.4            | $V_{\text{CCIO}} - 0.4$  | 2, 4   | $-2, -4$                                    |  |  |
| LVCMOS12                              |          | $0.35 \times V_{\text{CCIO}}$ | $0.65 \times V_{\text{CCIO}}$ | 3.465 <sup>4</sup> | 0.4            | $V_{\text{CCIO}} - 0.4$  | 2, 4   | $-2, -4$                                    |  |  |
| LVCMOS10                              |          | $0.35 \times V_{\text{CCIO}}$ | $0.65 \times V_{\text{CCIO}}$ | 3.465 <sup>4</sup> | No O/P Support |                          |  |   |  |  |

#### **Notes**:

1. For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.

2. For the types of I/O standard supported in which bank, refer t[o sysI/O User Guide for Nexus Platform \(FPGA-TN-02067\)](https://www.latticesemi.com/view_document?document_id=52792) for details.

3. Select "50RS" in driver strength is selecting 50  $\Omega$  series impedance driver.

 $V_{\text{H}}$  (MAX) for inputs on these standards (in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7) can go up to 3.465 V if the input clamp is OFF. Otherwise, the input cannot be higher than  $V_{CCD}$  + 0.3 V.





#### **Table 3.15. sysI/O DC Electrical Characteristics – High Performance I/O**

**Notes**:

1. For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.

2. For the types of I/O standard supported in which bank, refer t[o sysI/O User Guide for Nexus Platform \(FPGA-TN-02067\)](https://www.latticesemi.com/view_document?document_id=52792) for details.

3. Select "50RS" in driver strength is selecting 50  $\Omega$  series impedance driver.









**Notes:**

1. The peak overshoot or undershoot voltage and the duration above  $V_{CCIO}$  + 0.2 V or below GND – 0.2 V must not exceed the values in this table.

2. For UI less than 20 µs.



### Table 3.18. V<sub>IN</sub> Maximum Overshoot/Undershoot Allowance – High Performance<sup>1, 2</sup>



Notes:

1. The peak overshoot or undershoot voltage and the duration above  $V_{CCIO}$  + 0.2 V or below GND – 0.2 V must not exceed the values in this table.

2. For UI less than 20 µs.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

# **3.12. sysI/O Differential DC Electrical Characteristics**

### **3.12.1. LVDS**

LVDS input buffer on CrossLink-NX is powered by V<sub>CCAUX</sub> = 1.8 V, and protected by the bank V<sub>CCIO</sub>. Therefore, the LVDS input voltage cannot exceed the bank V<sub>CCIO</sub> voltage. LVDS output buffer is powered by the Bank V<sub>CCIO</sub> at 1.8 V.

LVDS can only be supported in Bank 3, Bank 4, and Bank 5. LVDS25 output can be emulated with LVDS25E in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7. This is described in LVDS25E [\(Output Only\)](#page-61-0) section.

| Parameter               | <b>Description</b>   | <b>Test Conditions</b>                                 | <b>Min</b> | <b>Typ</b> | <b>Max</b>        | <b>Unit</b> |
|-------------------------|--|--|------------|------------|-------------------|-------------|
| $V_{INP}$ , $V_{INM}$   | Input Voltage  |  | 0          |            | $1.60^{3}$        | v           |
| $V_{ICM}$               | Input Common Mode Voltage  | Half the sum of the two Inputs                         | 0.05       |            | 1.55 <sup>2</sup> | v           |
| V <sub>THD</sub>        | Differential Input Threshold   | Difference between the two Inputs                      | ±100       |            |                   | mV          |
| <b>I</b> IN             | <b>Input Current</b>   | Power On or Power Off                                  |            |            | ±10               | μA          |
| $V_{OH}$                | Output High Voltage for V <sub>OP</sub> or V <sub>OM</sub>                 | $R_T = 100 \Omega$                                     |            | 1.425      | 1.60              | v           |
| V <sub>OL</sub>         | Output Low Voltage for V <sub>OP</sub> or V <sub>OM</sub>                  | $R_T = 100 \Omega$                                     | 0.9V       | 1.075      |                   | v           |
| V <sub>OD</sub>         | Output Voltage Differential  | $(V_{OP} - V_{OM})$ , $R_T = 100 \Omega$               | 250        | 350        | 450               | mV          |
| $\Delta V_{OD}$         | Change in V <sub>OD</sub> Between High and<br>Low                          |  |            |            | 50                | mV          |
| $V_{OCM}$               | Output Common Mode Voltage   | $(V_{OP} + V_{OM})/2$ , R <sub>T</sub> = 100 $\Omega$  | 1.125      | 1.25       | 1.375             | V           |
| $\Delta V_{\text{OCM}}$ | Change in V <sub>OCM</sub> , V <sub>OCM(MAX)</sub> - V <sub>OCM(MIN)</sub> |  |            |            | 50                | mV          |
| <b>I</b> SAB            | <b>Output Short Circuit Current</b>  | $V_{OD}$ = 0 V Driver outputs shorted to<br>each other |            |            | 12                | mA          |
| $\Delta V_{OS}$         | Change in $V_{OS}$ between H and L   |  |            |            | 50                | mV          |

**Table 3.19. LVDS DC Electrical Characteristics<sup>1</sup>**

**Notes**:

1. LVDS input or output are supported in Bank 3, Bank 4, and Bank 5. LVDS input uses V<sub>CCAUX</sub> on the differential input comparator, and can be located in any V<sub>CCIO</sub> voltage bank. LVDS output uses V<sub>CCIO</sub> on the differential output driver, and can only be located in bank with  $V_{\text{CCIO}} = 1.8$  V.

2. V<sub>ICM</sub> is depending on VID, input differential voltage, so the voltage on pin cannot exceed V<sub>INP/INM(min/max)</sub> requirements. V<sub>ICM(min)</sub> =  $V_{INP/INM(min)} + \frac{1}{2} V_{ID}$ ,  $V_{ICM(max)} = V_{INP/INM(max)} - \frac{1}{2} V_{ID}$ . Values in the table is based on minimum  $V_{ID}$  of  $+/-100$  mV.

3.  $V_{INP}$ ,  $V_{INM(max)}$  must be less than or equal to  $V_{CCIO}$  in all cases.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### <span id="page-61-0"></span>**3.12.2. LVDS25E (Output Only)**

Three sides of the Certus-NX devices, Top, Left and Right, support LVDS25 outputs with emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown i[n Figure 3.2](#page-61-1) is one possible solution for point-to-point signals.



#### **Table 3.20. LVDS25E DC Conditions**



#### **Figure 3.2. LVDS25E Output Termination Example**

### <span id="page-61-1"></span>**3.12.3. SubLVDS (Input Only)**

SubLVDS is a reduced-voltage form of LVDS signaling, very similar to LVDS. It is a standard used in many camera types of applications, and follow th[e SMIA 1.0, Part 2: CCP2 Specification.](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=0ahUKEwjfna3b5pLaAhWMm4MKHRxqBuIQFggpMAA&url=http%3A%2F%2Fread.pudn.com%2Fdownloads95%2Fdoc%2Fproject%2F382834%2FSMIA%2FSMIA_CCP2_specification_1.0.pdf&usg=AOvVaw3QLqyZC6NH0CyD1mZ5Aznc) Being similar to LVDS, the Certus-NX devices can support the subLVDS input signaling with the same LVDS input buffer. The output for subLVDS is implemented in subLVDSE/subLVDSEH with a pair of LVCMOS18 output drivers (see [SubLVDSE/SubLVDSEH \(Output Only\)](#page-62-0) section).





#### **Note:**

1.  $V_{ICM}$  + 1/2  $V_{ID}$  cannot exceed the bank  $V_{CCIO}$  in all cases.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)





#### **Figure 3.3. SubLVDS Input Interface**

### <span id="page-62-0"></span>**3.12.4. SubLVDSE/SubLVDSEH (Output Only)**

SubLVDS output uses a pair of LVCMOS18 drivers with True and Complement outputs. The V<sub>CCIO</sub> of the bank used for subLVDSE or subLVDSEH needs to be powered by 1.8 V. SubLVDSE is for Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7; and subLVDSEH is for Bank 3, Bank 4, and Bank 5.

Performance of the subLVDSE/subLVDSEH driver is limited to the performance of LVCMOS18.

#### **Table 3.22. SubLVDS Output DC Electrical Characteristics**





**Figure 3.4. SubLVDS Output Interface**



### <span id="page-63-0"></span>**3.12.5. SLVS**

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard with smaller voltage swings and a lower common-mode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

The Certus-NX devices receive SLVS differential input with the LVDS input buffer. This LVDS input buffer is design to cover wide input common mode range that can meet the SLVS input standard specified by the JEDEC standard.

#### **Table 3.23. SLVS Input DC Characteristics**



The SLVS output on the Certus-NX device is supported with the LVDS drivers found in Bank 3, Bank 4, and Bank 5. The LVDS driver on the Certus-NX device is a current controlled driver. It can be configured as LVDS driver, or configured with the 100 Ω differential termination with center-tap set to V<sub>OCM</sub> at 200 mV. This means the differential output driver can be placed into bank with V<sub>CCIO</sub> = 1.2 V, 1.5 V, or 1.8 V, even if it is powered by V<sub>CCIO</sub>.

#### **Table 3.24. SLVS Output DC Characteristics**





**Figure 3.5. SLVS Interface**

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



### **3.12.6. Soft MIPI D-PHY**

When Soft D-PHY is implemented inside the FPGA logic, the I/O interface needs to use sysI/O buffers to connect to external D-PHY pins.

The Certus-NX sysI/O provides support for [SLVS](#page-63-0), as described in SLVS section, plus the LVCMOS12 input/output buffers together to support the High Speed (HS) and Low Power (LP) mode as defined in MIPI Alliance Specification for D-PHY. To support MIPI D-PHY with SLVS (LVDS) and LVCMOS12, the bank V<sub>CCIO</sub> cannot be set to 1.5 V or 1.8 V. It has to connect to 1.2 V, or 1.1 V.

All other DC parameters are the same as listed i[n SLVS](#page-63-0) section. DC parameters for the LP driver and receiver are the same as listed in LVCMOS12.



**Figure 3.6. MIPI Interface**



#### **Table 3.25. Soft D-PHY Input Timing and Levels**



**Notes**:

1. This is peak amplitude of sine wave modulated to the receiver inputs.

2. Input common-mode voltage difference compared to average common-mode voltage on the receiver inputs.

3. Exclude any static ground shift of 50 mV.

4. High Speed Differential R<sub>TERM</sub> is enabled when both D<sub>P</sub> and D<sub>N</sub> are below this voltage.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)





#### **Table 3.26. Soft D-PHY Output Timing and Levels**

#### **Table 3.27. Soft D-PHY Clock Signal Specification**









### **3.12.7. Differential HSTL15D (Output Only)**

Differential HSTL outputs are implemented as a pair of complementary single-ended HSTL outputs.

### **3.12.8. Differential SSTL135D, SSTL15D (Output Only)**

Differential SSTL is used for differential clock in DDR3/DDR3L memory interface. All differential SSTL outputs are implemented as a pair of complementary single-ended SSTL outputs. All allowable single-ended output classes (class I and class II) are supported.

### **3.12.9. Differential HSUL12D (Output Only)**

Differential HSUL is used for differential clock in LPDDR2/LPDDR3 memory interface. All differential HSUL outputs are implemented as a pair of complementary single-ended HSUL12 outputs. All allowable single-ended drive strengths are supported.

### **3.12.10. Differential LVCMOS25D, LVCMOS33D, LVTTL33D (Output Only)**

Differential LVCMOS and LVTTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output drive strengths are supported.



# **3.13. Maximum sysI/O Buffer Speed**

# **Table 3.29. Maximum I/O Buffer Speed1, 2, 3, 4, 7**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





#### **Notes**:

1. Maximum I/O speed is the maximum switching rate of the I/O operating within the guidelines of the defining standard. The actual interface speed performance using the I/O also depends on other factors, such as internal and external timing.

2. These numbers are characterized but not test on every device.

3. Performance is specified in MHz, as defined in clock rate when the sysI/O is used as pin. For data rate performance, this can be converted to Mbps, which equals to 2 times the clock rate.

4. LVCMOS and LVTTL are measured with load specified in [Table 3.45.](#page-95-0)

- 5. These LVCMOS inputs can be placed in different V<sub>CCIO</sub> voltage. Performance may vary. Please refer to Lattice Design Software
- 6. These emulated outputs performance is based on externally properly terminated as described in LVDS25E [\(Output Only\)](#page-61-0) and [SubLVDSE/SubLVDSEH \(Output Only\).](#page-62-0)
- 7. All speeds are measured with fast slew.
- 8. For maximum differential I/O performance, only Differential I/O should be placed in the bottom I/O banks. If this is not possible, the following will impact on maximum performance:
	- a. If Fast Slew Rate LVCMOS I/O are used, they should be limited to no more than nine I/O (adjacent), four I/O (same bank), 55 I/O (left/right banks) to keep degradation below 50%.
	- b. If non-Differential I/O (SLOW SLEW) are placed on the bottom but not within the same bank as differential I/O, then the maximum Differential performance is degraded to 70% of original when 21 aggressors are toggling.
	- c. If non-Differential I/O (SLOW SLEW) are placed within the same bank as Differential I/O then the maximum performance is degraded to 50% of original when 16 aggressor are toggling.
	- d. If Differential RX/TX I/O are both placed within the same bank then the maximum performance is degraded to 90%.
	- e. For DDR3/3L, LPDDR2/3 separate DQ/DQS groups from Address/Commands/CLK groups into separate banks.



# **3.14. Typical Building Block Function Performance**

These building block functions can be generated using Lattice Design Software Tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

#### **Table 3.30. Pin-to-Pin Performance<sup>1</sup>**



**Note**:

1. These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

#### **Table 3.31. Register-to-Register Performance1, 3, 4**



**Notes**:

1. The Clock port is configured with LVDS I/O type. Performance Grade: 9 High-Performance 1.0V.

2. Limited by the Minimum Pulse Width of the component

3. These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

4. For the Pipelined designs, the number of pipeline stages used are 2.



# **3.15. LMMI**

[Table 3.32](#page-71-0) summarizes the performance of the LMMI interface with supported IPs. Additional timing requirement and constraint can be identified through the Lattice Radiance design tools.



#### <span id="page-71-0"></span>**Table 3.32. LMMI FMAX Summary**

## **3.16. Derating Timing Tables**

Logic timing provided in the following sections of this data sheet and the Lattice Radiant design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Lattice Radiant design tool can provide logic timing numbers at a particular temperature and voltage.

# **3.17. External Switching Characteristics**

Over recommended commercial operating conditions.

### **Table 3.33. External Switching Characteristics (V<sub>CC</sub> = 1.0 V)**




















|  |  | -9                       |                          | -8                |                          |                   | $-7$              | Unit            |  |  |  |  |  |
|--|--|--------------------------|--------------------------|-------------------|--------------------------|-------------------|-------------------|-----------------|--|--|--|--|--|
| Parameter  | <b>Description</b>   | <b>Min</b>               | Max                      | Min               | Max                      | Min               | Max               |                 |  |  |  |  |  |
| Generic DDRX5 Inputs/Outputs with Clock and Data Aligned at Pin (GDDRX5_RX/TX.ECLK.Aligned) using PCLK Clock Input - |  |                          |                          |                   |                          |                   |                   |                 |  |  |  |  |  |
| Figure 3.8 and Figure 3.10   |  |                          |                          |                   |                          |                   |                   |                 |  |  |  |  |  |
|  |  |                          | $-0.220$                 |                   | $-0.229$                 |                   | $-0.275$          | $ns + 1/2$ UI   |  |  |  |  |  |
| t <sub>DVA_GDDRX5</sub>  | Input Data Valid After CLK   | —                        | 0.180                    | $\qquad \qquad -$ | 0.188                    |                   | 0.225             | ns              |  |  |  |  |  |
|  |  | $\overline{\phantom{0}}$ | 0.225                    | $\qquad \qquad -$ | 0.225                    | $\qquad \qquad -$ | 0.225             | UI              |  |  |  |  |  |
|  |  | 0.220                    | $\overline{\phantom{0}}$ | 0.229             | $\qquad \qquad -$        | 0.275             |                   | $ns + 1/2$ UI   |  |  |  |  |  |
| t <sub>DVE</sub> GDDRX5  | Input Data Hold After CLK  | 0.620                    |                          | 0.646             |                          | 0.775             |                   | ns              |  |  |  |  |  |
|  |  | 0.775                    | —                        | 0.775             | $\overline{\phantom{0}}$ | 0.775             |                   | UI              |  |  |  |  |  |
| twindow_GDDRX5A  | Input Data Valid Window  | 0.440                    | $\overline{\phantom{0}}$ | 0.458             | $\qquad \qquad -$        | 0.550             | $\qquad \qquad -$ | ns              |  |  |  |  |  |
| t <sub>DIA_GDDRX5</sub>  | Output Data Invalid After<br><b>CLK Output</b>   |                          | 0.120                    | $\qquad \qquad$   | 0.148                    |                   | 0.174             | ns              |  |  |  |  |  |
| t <sub>DIB</sub> GDDRX5  | Output Data Invalid Before<br><b>CLK Output</b>  |                          | 0.120                    |                   | 0.148                    |                   | 0.174             | ns              |  |  |  |  |  |
| f <sub>DATA_GDDRX5</sub>   | Input/Output Data Rate   |                          | 1250                     |                   | 1200                     |                   | 1000              | Mbps            |  |  |  |  |  |
| $f_{MAX\_GDDRX5}$  | Frequency for ECLK   |                          | 625                      |                   | 600                      |                   | 500               | MHz             |  |  |  |  |  |
| ½ UI   | Half of Data Bit Time, or 90<br>degree   | 0.400                    | —                        | 0.417             | $\qquad \qquad -$        | 0.500             |                   | ns              |  |  |  |  |  |
| f <sub>PCLK</sub>  | PCLK frequency   |                          | 125.0                    | $\qquad \qquad -$ | 120.0                    |                   | 100.0             | MHz             |  |  |  |  |  |
| Output TX to Input RX Margin per Edge  |  | 0.060                    |                          | 0.040             |                          | 0.051             |                   | ns              |  |  |  |  |  |
|  | Soft D-PHY DDRX4 Inputs/Outputs with Clock and Data Centered at Pin, using PCLK Clock Input                              |                          |                          |                   |                          |                   |                   |                 |  |  |  |  |  |
|  | Input Data Set-Up Before   | 0.133                    |                          | 0.167             | $\overline{\phantom{0}}$ | 0.193             |                   | ns              |  |  |  |  |  |
| t <sub>su GDDRX4</sub> MP  | <b>CLK</b>   | 0.2                      | $\qquad \qquad -$        | 0.2               | $\overline{\phantom{m}}$ | 0.2               | $\qquad \qquad -$ | UI              |  |  |  |  |  |
| t <sub>HO_GDDRX4_MP</sub>  | Input Data Hold After CLK  | 0.133                    | $\overline{\phantom{0}}$ | 0.167             |                          | 0.193             |                   | ns              |  |  |  |  |  |
|  | Output Data Valid Before   | 0.133                    |                          | 0.167             |                          | 0.193             |                   | ns              |  |  |  |  |  |
| t <sub>DVB</sub> GDDRX4 MP   | <b>CLK Output</b>  | 0.2                      | —                        | 0.2               | $\overline{\phantom{0}}$ | 0.2               |                   | UI              |  |  |  |  |  |
|  | Output Data Valid After CLK  | 0.133                    | $\qquad \qquad -$        | 0.167             | $\qquad \qquad -$        | 0.193             | $\qquad \qquad -$ | ns              |  |  |  |  |  |
| t <sub>DQVA</sub> GDDRX4 MP  | Output   | 0.2                      | $\overline{\phantom{0}}$ | 0.2               |                          | 0.2               |                   | UI              |  |  |  |  |  |
| TDATA_GDDRX4_MP  | Input Data Bit Rate for MIPI<br><b>PHY</b>   |                          | 1500                     |                   | 1200                     |                   | 1034              | Mbps            |  |  |  |  |  |
| $\frac{1}{2}$ UI   | Half of Data Bit Time, or 90<br>degree   | 0.333                    |                          | 0.417             |                          | 0.483             |                   | ns              |  |  |  |  |  |
| f <sub>PCLK</sub>  | <b>PCLK</b> frequency  |                          | 187.5                    |                   | 150.0                    |                   | 129.3             | MHz             |  |  |  |  |  |
| Output TX to Input RX Margin per Edge  |  | 0.067                    |                          | 0.083             |                          | 0.097             |                   | ns              |  |  |  |  |  |
| Figure 3.13  | Video DDRX71 Inputs/Outputs with Clock and Data Aligned at Pin (GDDRX71_RX.ECLK) using PLL Clock Input - Figure 3.12 and |                          |                          |                   |                          |                   |                   |                 |  |  |  |  |  |
|  | Input Valid Bit "i" switch   | $\overline{\phantom{0}}$ | 0.264                    | $\qquad \qquad -$ | 0.264                    | $\qquad \qquad -$ | 0.3               | UI              |  |  |  |  |  |
| t <sub>RPBi_DVA</sub>  | from CLK Rising Edge ("i" = $0$<br>to 6, 0 aligns with CLK)  |                          | $-0.250$                 |                   | $-0.250$                 |                   | $-0.249$          | ns+(1/2+i)*UI   |  |  |  |  |  |
|  | Input Hold Bit "i" switch  | 0.722                    | —                        | 0.722             | $\qquad \qquad -$        | 0.7               | $\qquad \qquad -$ | UI              |  |  |  |  |  |
| t <sub>RPBi DVE</sub>  | from CLK Rising Edge ("i" = $0$<br>to 6, 0 aligns with CLK)  | 0.235                    |                          | 0.235             |                          | 0.249             |                   | $ns+(1/2+i)*UI$ |  |  |  |  |  |
| t <sub>TPBi DOV</sub>  | Data Output Valid Bit "i"<br>switch from CLK Rising Edge<br>$("i" = 0 to 6, 0$ aligns with<br>CLK)                       |                          | 0.159                    |                   | 0.159                    |                   | 0.187             | ns+i*UI         |  |  |  |  |  |
| t <sub>tpBi DOI</sub>  | Data Output Invalid Bit "i"<br>switch from CLK Rising Edge<br>$("i" = 0 to 6, 0$ aligns with<br>CLK)                     | $-0.159$                 |                          | $-0.159$          |                          | $-0.187$          |                   | $ns+(i+1)*UI$   |  |  |  |  |  |
| $t_{TPBi\_skew_U}$   | TX skew in UI  | $\qquad \qquad$          | 0.150                    | $\qquad \qquad -$ | 0.150                    |                   | 0.150             | UI              |  |  |  |  |  |

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.lattic<mark>esemi.com/lega</mark>l.<br>All other brand or product names are trademarks or registered tr





**Notes**:

1. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice Radiant software.

2. General I/O timing numbers are based on LVCMOS 1.8, 8 mA, Fast Slew Rate, 0 pf load. Generic DDR timing are numbers based on LVDS I/O. DDR3 timing numbers are based on SSTL15.

LPDDR2 and LPDDR3 timing numbers are based on HSUL12.

3. Uses LVDS I/O standard for measurements.



- 4. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
- 5. All numbers are generated with the Lattice Radiant software.
- 6. This clock skew is not the internal clock network skew. Nexus devices have very low internal clock network skew that can be approximated to 0 ps. These t<sub>SKEW</sub> values measured externally at system level includes additional skew added by the I/O, wire bonding and package ball.



**Figure 3.7. Receiver RX.CLK.Centered Waveforms**

<span id="page-78-0"></span>

**Figure 3.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms**

<span id="page-78-2"></span>

<span id="page-78-1"></span>







<span id="page-79-0"></span>

#### **Transmitter – Shown for one LVDS Channel**

<span id="page-79-1"></span>

|   | # of Bits   |  | 3 | 5<br>6                        |   | 8 | 9 | 10 | 2 | 13   | 14 | 15 | 16 | 18 | 19 | 20   | 21 | 22 | 23 | 24 | 25 | 26 27 28 29 |       |  |
|---|---|--|---|-------------------------------|---|---|---|----|---|--|----|----|----|----|----|--|----|----|----|----|----|-------------|-------|--|
|   | Data Out<br>756 Mb/s  |  |   |                               | 6   |   |   |    |   |  | 6  |    |    |    |    | 5  |    |    |    |    |    |             | 6Y OY |  |
|   | 0<br>Clock Out<br>108 MHz   |  |   |                               |   |   |   |    |   |  |    |    |    |    |    |  |    |    |    |    |    |             |       |  |
| For each Channel:<br>7-bit Output Words<br>to FPGA Fabric | Bit #<br>$00 - 1$<br>$00 - 2$<br>$00 - 3$<br>$00 - 4$<br>$00 - 5$<br>$00 - 6$<br>$00 - 7$ |  |   | Bit #<br>$10 - 8$<br>$11 - 9$ | $12 - 10$<br>$13 - 11$<br>$14 - 12$<br>$15 - 13$<br>$16 - 14$ |   |   |    |   | Bit #<br>$20 - 15$<br>$21 - 16$<br>$22 - 17$<br>$23 - 18$<br>$24 - 19$<br>$25 - 20$<br>$26 - 21$ |    |    |    |    |    | Bit #<br>$30 - 22$<br>$31 - 23$<br>$32 - 24$<br>$33 - 25$<br>$34 - 26$<br>$35 - 27$<br>$36 - 28$ |    |    |    |    |    |             |       |  |

**Figure 3.11. DDRX71 Video Timing Waveforms**

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





**Figure 3.12. Receiver DDRX71\_RX Waveforms**



<span id="page-80-0"></span>**Figure 3.13. Transmitter DDRX71\_TX Waveforms**



# **3.18.** sysCLOCK PLL Timing (V<sub>CC</sub> = 1.0 V)

### Table 3.34. sysCLOCK PLL Timing  $(V_{cc} = 1.0 V)$



#### **Notes**:

1. Jitter sample is taken over 10,000 samples for Period jitter, and 1,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.

- 2. Output clock is valid after  $t_{\text{LOCK}}$  for PLL reset and dynamic delay adjustment.
- 3. Result from Lattice Radiant software.
- 4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### **3.19. Internal Oscillators Characteristics**

### Table 3.35. Internal Oscillators  $(V_{cc} = 1.0 V)$

<span id="page-82-0"></span>

# **3.20. User I<sup>2</sup>C Characteristics**

### **Table 3.36. User**  $I^2C$  **Specifications (V<sub>CC</sub> = 1.0 V)**



**Notes**:

1. Refer to the I<sup>2</sup>C Specification for timing requirements. User design should set constraints in Lattice Design Software to meet this industrial I<sup>2</sup>C Specification.

2. Fast Mode Plus maximum speed may be achieved by using external pull up resistor on I<sup>2</sup>C bus. Internal pull up may not be sufficient to support the maximum speed.

### **3.21. Analog-Digital Converter (ADC) Block Characteristics**

### **Table 3.37. ADC Specifications<sup>1</sup>**







#### **Notes:**

1. ADC is available in Commercial/Industrial –8 and –9 speed grades.

2. Not tested; guaranteed by design.

3. ADC Sample Clock cycles. Se[e ADC User Guide for Nexus Platform \(FPGA-TN-02129\)](https://www.latticesemi.com/view_document?document_id=52779) for more details.

### **3.22. Comparator Block Characteristics**

#### **Table 3.38. Comparator Specifications<sup>1</sup>**



**Note:**

1. Comparator is available in select speed grades. See th[e Ordering Information](#page-147-0) section for details.

### **3.23. Digital Temperature Readout Characteristics**

Digital temperature Readout (DTR) is implemented in one of the channels of ADC1.

#### **Table 3.39. DTR Specifications1, 2**



**Notes:** 

<sup>1.</sup> External voltage reference (V<sub>REF</sub>) should be 0.1% accurate or better. DTR sensitivity to V<sub>REF</sub> is -4.1 °C per V<sub>REF</sub> percent (for example, if the VREF is 1 % low, then the DTR reads +4.1 °C high).

<sup>2.</sup> DTR is available in Commercial/Industrial –8 and –9 speed grades.



## **3.24. Hardened PCIe Characteristics**

### **3.24.1. PCIe (2.5 Gbps)**

### **Table 3.40. PCIe (2.5 Gbps)**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)





**Notes:**

1. Refer to PCI Express Base Specification Revision 3.0 Table 4.18 test condition and requirement for respective parameters.

2. Refer to PCI Express Base Specification Revision 3.0 Table 4.24 test condition and requirement for respective parameters.

3. Spec compliant requirement

### **3.24.2. PCIe (5 Gbps)**

### **Table 3.41. PCIe (5 Gbps)**



All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





**Notes:**

1. Refer to PCI Express Base Specification Revision 3.0 Table 4.18 test condition and requirement for respective parameters.

2. Refer to PCI Express Base Specification Revision 3.0 Table 4.24 test condition and requirement for respective parameters.

3. Spec compliant requirement

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



### **3.25. Hardened SGMII Characteristics**

### **3.25.1. SGMII Specifications**

### **Table 3.42. SGMII**



**Note:** 

1. J<sub>TOT</sub> can meet the following jitter mask specification: 0 to 3.5 kHz: 10 UI; 3.5 to 700 kHz: log-log slope 10 UI to 0.05 UI; above 700 kHz: 0.05 UI.

## **3.26. sysCONFIG Port Timing Specifications**

### **Table 3.43. sysCONFIG Port Timing Specifications**



All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.lattic<mark>esemi.com/lega</mark>l.<br>All other brand or product names are trademarks or registered tr





**Notes**:

1.  $f_{MLK}$  has a dependency on HFOSC and is 1/3 of  $f_{CLKHF}$ .<br>2. Based on 30k uncompressed/unauthenticated/defaul

Based on 30k uncompressed/unauthenticated/default MCLK timing (3.5 MHz)/×1. Other permutations result in different values.

3. Measure using LVCMOS18, default MCLK frequency, slow slew rate.



**Figure 3.14. Master SPI POR/REFRESH Timing**





**Figure 3.15. Slave SPI/I<sup>2</sup>C/I3C POR/REFRESH Timing**









**Figure 3.17. Slave SPI/I<sup>2</sup>C/I3C PROGRAMN Timing**



**Figure 3.18. Master SPI Configuration Timing**









**Figure 3.20. I<sup>2</sup>C/I3C Configuration Timing**



**Figure 3.21. Master SPI Wake-Up Timing**





**Figure 3.22. Slave SPI/I<sup>2</sup>C/I3C Wake-Up Timing**



# **3.27. JTAG Port Timing Specifications**

### **Table 3.44. JTAG Port Timing Specifications**



### **Note:**

1. Based on default I/O setting of slow slew rate.



### **Figure 3.23. JTAG Port Timing Waveforms**

<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### **3.28. Switching Test Conditions**

[Figure 3.24](#page-95-0) shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in [Table 3.45.](#page-95-1)



\*CL Includes Test Fixture and Probe Capacitance

#### **Figure 3.24. Output Test Load, LVTTL and LVCMOS Standards**

<span id="page-95-1"></span><span id="page-95-0"></span>



**Note**:

1. Output test conditions for all other interfaces are determined by the respective standards.



# **4. DC and Switching Characteristics for Automotive**

All specifications in this chapter are characterized within recommended operating conditions unless otherwise specified.

### **4.1. Absolute Maximum Ratings**

#### **Table 4.1. Absolute Maximum Ratings**



**Notes**:

- Stress above those listed under the *Absolute Maximum Ratings* may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- Compliance with the Lattice [Thermal Management d](http://www.latticesemi.com/dynamic/view_document.cfm?document_id=210)ocument is required.
- All voltages referenced to GND.
- All V<sub>CCAUX</sub> should be connected on PCB.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



# **4.2. Recommended Operating Conditions1, 2, 3**





**Notes**:

1. For correct operation, all supplies must be held in their valid operation voltage range.

2. All supplies with same voltage should be from the same voltage source. Proper isolation filters are needed to properly isolate noise from each other.

3. Common supply rails must be tied together except SerDes.

4. MSPI (Bank 0) and JTAG, SSPI, I<sup>2</sup>C, and I3C (Bank 1) ports are supported for  $V_{CCIO} = 1.8$  V to 3.3 V.

5. Data in this section is in preliminary state, subject to change.



### **4.3. Power Supply Ramp Rates**

#### **Table 4.3. Power Supply Ramp Rates**



**Notes**:

1. Assumes monotonic ramp rates.

2. All supplies need to be in the operating range as defined in [Recommended Operating Conditions1,](#page-51-0) when the device has completed configuration and entering into User Mode. Supplies that are not in the operating range needs to be adjusted to faster ramp rate, or the user has to delay configuration or wake up.

### **4.4. Power up Sequence**

Power-On-Reset (POR) puts the Certus-NX device into a reset state. There is no power up sequence required for the Certus-NX device.



#### **Table 4.4. Power-On Reset**

### **4.5. On-Chip Programmab**l**e Termination**

The Certus-NX devices support a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 40 Ω, 50 Ω, 60 Ω, or 75 Ω.
- Common mode termination of 100 Ω for differential inputs.



**Parallel Single-Ended Input**

 $Zo = 50$ 



**Differential Input**

**Figure 4.1. On-Chip Termination**

See [Table 4.5](#page-99-0) for termination options for input modes.

<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



#### <span id="page-99-0"></span>**Table 4.5. On-Chip Termination Options for Input Modes**



#### **Note**:

1. TERMINATE to  $V_{CCIO}/2$  (Single-Ended) and DIFFRENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only left and right banks have this feature.

2. Use of TERMINATE to V<sub>CCIO</sub>/2 and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank. On-chip termination tolerance –10%/+60%.

Refer to [Certus-NX High-Speed I/O Interface \(FPGA-TN-02216\)](https://www.latticesemi.com/view_document?document_id=52892) for on-chip termination usage and value ranges.

### **4.6. Hot Socketing Specifications**

#### **Table 4.6. Hot Socketing Specifications for GPIO**



**Notes**:

- $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PD}$ , or  $I_{BH}$ .
- Hot socket specification defines when the hot socketed device's junction temperature is at 85 °C or below. When the hot socketed device's junction temperature is above 85 °C, the  $I_{DK}$  current can exceed the above spec.
- Going beyond the hot socketing ranges specified here causes exponentially higher Leakage currents and potential reliability issues. A total of 64mA per 8 I/O should not be exceeded.

### **4.7. ESD Performance**

Refer to the Certus-NX Product Family Qualification Summar[y](http://www.latticesemi.com/dynamic/view_document.cfm?document_id=34723) for complete Automotive grade qualification data, including ESD performance.



## **4.8. DC Electrical Characteristics**

### **Table 4.7. DC Electrical Characteristics – Wide Range**



**Notes**:

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.

2. The input leakage current  $I_{\text{IH}}$  is the worst case input leakage per GPIO when the pad signal is high and also higher than the bank V<sub>CCIO</sub>. This is considered a mixed mode input.



#### **Table 4.8. DC Electrical Characteristics – High Speed**

**Note:** 

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.

### **Table 4.9. Capacitors – Wide Range**



**Note**:

1.  $T_A 25 °C$ ,  $f = 1.0$  MHz.

<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



#### **Table 4.10. Capacitors – High Performance**



**Note:** 

1.  $T_A 25 °C$ ,  $f = 1.0$  MHz.

#### **Table 4.11. Single Ended Input Hysteresis – Wide Range**



#### **Table 4.12. Single Ended Input Hysteresis – High Performance**



### **4.9. Supply Currents**

For estimating and calculating current, use Power Calculator in Lattice Design software.

This operating and peak current is design dependent, and can be calculated in Lattice Design Software. Some blocks can be placed into low current standby modes. Refer t[o Power Management and Calculation for Certus-NX \(FPGA-TN-](https://www.latticesemi.com/view_document?document_id=52899)[02214\).](https://www.latticesemi.com/view_document?document_id=52899)



### **4.10. sysI/O Recommended Operating Conditions**

#### **Table 4.13. sysI/O Recommended Operating Conditions**



**Notes**:

- 1. Single-ended input can mix into I/O Banks with V<sub>CCIO</sub> different from the standard requires due to some of these input standards use internal supply voltage source (V<sub>CC</sub>, V<sub>CCAUX</sub>) to power the input buffer, which makes them to be independent of V<sub>CCIO</sub> voltage. For more details, please refer to [Certus-NX High-Speed I/O Interface \(FPGA-TN-02216\).](https://www.latticesemi.com/view_document?document_id=52892) The following is a brief guideline to follow:
	- a. Weak pull-up on the I/O must be set to OFF.
	- b. Bank 3, Bank 4, and Bank 5 I/O can only mix into banks with V<sub>CCIO</sub> higher than the pin standard, due to clamping diode on the pin in these banks. Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 does not have this restriction.
	- c. LVCMOS25 uses V<sub>CCIO</sub> supply on input buffer in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7. It can be supported with V<sub>CCIO</sub> = 3.3 V to meet the V<sub>IH</sub> and V<sub>IL</sub> requirements, but there is additional current drawn on V<sub>CCIO</sub>. Hysteresis has to be disabled when using 3.3 V supply voltage.
	- d. LVCMOS15 uses V<sub>CCIO</sub> supply on input buffer in Bank 3, Bank 4, and Bank 5. It can be supported with V<sub>CCIO</sub> = 1.8 V to meet the  $V_{\text{IH}}$  and  $V_{\text{IL}}$  requirements, but there is additional current drawn on  $V_{\text{CCIO}}$ .

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02078-1.5 103



- 2. Single-ended LVCMOS inputs can mixed into I/O Banks with different  $V_{CClO}$ , providing weak pull-up is not used. For additional information on Mixed I/O in Bank V<sub>CCIO</sub>, refer to [Certus-NX High-Speed I/O Interface \(FPGA-TN-02216\)](https://www.latticesemi.com/view_document?document_id=52892).
- 3. These inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V<sub>CCAUXH</sub> power supply. These inputs require the V<sub>REF</sub> pin to provide the reference voltage in the Bank. Refer to Certus-NX High-Speed I/O [Interface \(FPGA-TN-02216\)](https://www.latticesemi.com/view_document?document_id=52892) for details**.**
- 4. All differential inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V<sub>CCAUXH</sub> power supply. There is no differential input signaling supported in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7.
- 5. These outputs are emulating differential output pair with single-ended output drivers with true and complement outputs driving on each of the corresponding true and complement output pair pins. The common mode voltage, V<sub>CM</sub>, is  $\frac{y}{2} * V_{CClO}$ . Refer [Certus-NX High-Speed I/O Interface \(FPGA-TN-02216\)](https://www.latticesemi.com/view_document?document_id=52892) for details**.**
- 6. V<sub>CCIO</sub> = 1.35 V is only supported in Bank 3, Bank 4, and Bank 5, for use with DDR3L interface in the bank. These Input and Output standards can fit into the same bank with the  $V_{\text{CCIO}} = 1.35$  V.
- 7. LVCMOS15 input uses V<sub>CCIO</sub> supply voltage. If V<sub>CCIO</sub> is 1.8 V, the DC levels for LVCMOS15 are still met, but there could be increase in input buffer current.

# **4.11. sysI/O Single-Ended DC Electrical Characteristics<sup>3</sup>**





#### **Notes**:

1. For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.

2. For the types of I/O standard supported in which bank, refer t[o sysI/O User Guide for Nexus Platform \(FPGA-TN-02067\)](https://www.latticesemi.com/view_document?document_id=52792) for details.

3. Select "50RS" in driver strength is selecting 50  $\Omega$  series impedance driver.

4. V<sub>IH</sub> (MAX) for inputs on these standards (in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7) can go up to 3.465 V if the input clamp is OFF. Otherwise, the input cannot be higher than  $V_{\text{CCIO}}$  + 0.3 V.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)





#### **Table 4.15. sysI/O DC Electrical Characteristics – High Performance I/O<sup>3</sup>**

#### **Notes**:

1. For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.

2. For the types of I/O standard supported in which bank, refer t[o sysI/O User Guide for Nexus Platform \(FPGA-TN-02067\)](https://www.latticesemi.com/view_document?document_id=52792) for details.

3. Select "50RS" in driver strength is selecting 50  $\Omega$  series impedance driver.

#### **Table 4.16. I/O Resistance Characteristics**



#### Table 4.17. V<sub>IN</sub> Maximum Overshoot/Undershoot Allowance – Wide Range<sup>1, 2</sup>



**Notes:**

1. The peak overshoot or undershoot voltage and the duration above  $V_{CCIO}$  + 0.2 V or below GND – 0.2 V must not exceed the values in this table.

2. For UI less than 20 µs.



### Table 4.18. V<sub>IN</sub> Maximum Overshoot/Undershoot Allowance – High Performance<sup>1, 2</sup>



Notes:

1. The peak overshoot or undershoot voltage and the duration above  $V_{CCIO}$  + 0.2 V or below GND – 0.2 V must not exceed the values in this table.

2. For UI less than 20 µs.

# **4.12. sysI/O Differential DC Electrical Characteristics**

### **4.12.1. LVDS**

LVDS input buffer on Certus-NX is operating with V<sub>CCAUX</sub> = 1.8 V and independent of Bank V<sub>CCIO</sub> voltage. LVDS output buffer is powered by the Bank  $V_{CCIO}$  at 1.8 V.

LVDS can only be supported in Bank 3, Bank 4, and Bank 5. LVDS25 output can be emulated with LVDS25E in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7. This is described in LVDS25E [\(Output Only\)](#page-61-0) section.

| Parameter               | <b>Description</b>   | <b>Test Conditions</b>                                 | <b>Min</b> | <b>Typ</b> | <b>Max</b>        | Unit   |
|-------------------------|--|--|------------|------------|-------------------|--------|
| $V_{INP}$ , $V_{INM}$   | Input Voltage  |  | 0          |            | 1.60              | V      |
| V <sub>ICM</sub>        | Input Common Mode Voltage  | Half the sum of the two Inputs                         | 0.05       |            | 1.55 <sup>2</sup> | v      |
| V <sub>THD</sub>        | Differential Input Threshold   | Difference between the two Inputs                      | ±100       |            |                   | mV     |
| <b>I</b> IN             | Input Current  | Power On or Power Off                                  |            |            | ±10               | μA     |
| $V_{OH}$                | Output High Voltage for V <sub>OP</sub> or V <sub>OM</sub>                 | $R_T = 100 \Omega$                                     |            | 1.425      | 1.60              | $\vee$ |
| V <sub>OL</sub>         | Output Low Voltage for V <sub>OP</sub> or V <sub>OM</sub>                  | $R_T = 100 \Omega$                                     | 0.9        | 1.075      |                   | v      |
| <b>V<sub>OD</sub></b>   | Output Voltage Differential  | $(V_{OP} - V_{OM})$ , $R_T = 100 \Omega$               | 250        | 350        | 450               | mV     |
| $\Delta V_{OD}$         | Change in V <sub>OD</sub> Between High and<br>Low                          |  |            |            | 50                | mV     |
| $V_{OCM}$               | Output Common Mode Voltage   | $(V_{OP} + V_{OM})/2$ , R <sub>T</sub> = 100 $\Omega$  | 1.125      | 1.25       | 1.375             | $\vee$ |
| $\Delta V_{\text{OCM}}$ | Change in V <sub>OCM</sub> , V <sub>OCM(MAX)</sub> - V <sub>OCM(MIN)</sub> | $\overline{\phantom{m}}$                               |            |            | 50                | mV     |
| <b>I</b> SAB            | <b>Output Short Circuit Current</b>  | $V_{OD}$ = 0 V Driver outputs shorted to<br>each other |            |            | 12                | mA     |
| $\Delta V_{OS}$         | Change in $V_{OS}$ between H and L   |  |            |            | 50                | mV     |

**Table 4.19. LVDS DC Electrical Characteristics<sup>1</sup>**

**Notes**:

1. LVDS input or output are supported in Bank 3, Bank 4, and Bank 5. LVDS input uses V<sub>CCAUX</sub> on the differential input comparator, and can be located in any V<sub>CCIO</sub> voltage bank. LVDS output uses V<sub>CCIO</sub> on the differential output driver, and can only be located in bank with  $V_{\text{CCIO}} = 1.8$  V.

2. V<sub>ICM</sub> is depending on V<sub>ID</sub>, input differential voltage, so the voltage on pin cannot exceed V<sub>INP/INN(min/max)</sub> requirements. V<sub>ICM(min)</sub> =  $V_{\text{IND/IND(min)}} + \frac{1}{2} V_{\text{ID}} V_{\text{ICM(max)}} = V_{\text{IND/IND(max)}} - \frac{1}{2} V_{\text{ID}}$ . Values in the table is based on minimum  $V_{\text{ID}}$  of +/- 100 mV.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



### **4.12.2. LVDS25E (Output Only)**

Three sides of the Certus-NX devices, Top, Left and Right, support LVDS25 outputs with emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown i[n Figure 4.2](#page-107-0) is one possible solution for point-to-point signals.



#### **Table 4.20. LVDS25E DC Conditions**



<span id="page-107-0"></span>**Figure 4.2. LVDS25E Output Termination Example**

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)


### **4.12.3. SubLVDS (Input Only)**

SubLVDS is a reduced-voltage form of LVDS signaling, very similar to LVDS. It is a standard used in many camera types of applications, and follow th[e SMIA 1.0, Part 2: CCP2 Specification.](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=0ahUKEwjfna3b5pLaAhWMm4MKHRxqBuIQFggpMAA&url=http%3A%2F%2Fread.pudn.com%2Fdownloads95%2Fdoc%2Fproject%2F382834%2FSMIA%2FSMIA_CCP2_specification_1.0.pdf&usg=AOvVaw3QLqyZC6NH0CyD1mZ5Aznc) Being similar to LVDS, the Certus-NX devices can support the subLVDS input signaling with the same LVDS input buffer. The output for subLVDS is implemented in subLVDSE/subLVDSEH with a pair of LVCMOS18 output drivers (see [SubLVDSE/SubLVDSEH \(Output Only\)](#page-62-0) section).







### **Figure 4.3. SubLVDS Input Interface**

### **4.12.4. SubLVDSE/SubLVDSEH (Output Only)**

SubLVDS output uses a pair of LVCMOS18 drivers with True and Complement outputs. The  $V_{CCD}$  of the bank used for subLVDSE or subLVDSEH needs to be powered by 1.8V. SubLVDSE is for Bank 0, Bank 1, Bank 2, Bank 5, and Bank 6; and subLVDSEH is for Bank 3, Bank 4, and Bank 5.

Performance of the subLVDSE/subLVDSEH driver is limited to the performance of LVCMOS18.

**Table 4.22. SubLVDS Output DC Electrical Characteristics** 

| Parameter        | <b>Description</b>                | <b>Test Conditions</b>          | Min | $T_V p$ | Max | Unit |
|------------------|-----------------------------------|---------------------------------|-----|---------|-----|------|
| $V_{OD}$         | Output Differential Voltage Swing |                                 |     | 150     |     | mV   |
| V <sub>осм</sub> | Output Common Mode Voltage        | Half the sum of the two Outputs | –   | 0.9     | –   |      |

FPGA-DS-02078-1.5 109





**Figure 4.4. SubLVDS Output Interface**

### **4.12.5. SLVS**

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard with smaller voltage swings and a lower common-mode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

The Certus-NX devices receive SLVS differential input with the LVDS input buffer. This LVDS input buffer is design to cover wide input common mode range that can meet the SLVS input standard specified by the JEDEC standard.



#### **Table 4.23. SLVS Input DC Characteristics**

The SLVS output on Certus-NX is supported with the LVDS drivers found in Bank 3, Bank 4, and Bank 5. The LVDS driver on Certus-NX is a current controlled driver. It can be configured as LVDS driver, or configured with the 100  $\Omega$ differential termination with center-tap set to V<sub>OCM</sub> at 200 mV. This means the differential output driver can be placed into bank with  $V_{CCIO}$  = 1.2 V, 1.5 V, or 1.8 V, even if it is powered by  $V_{CCIO}$ .

### **Table 4.24. SLVS Output DC Characteristics**







**Figure 4.5. SLVS Interface**

### **4.12.6. Differential HSTL15D (Output Only)**

Differential HSTL outputs are implemented as a pair of complementary single-ended HSTL outputs.

### **4.12.7. Differential SSTL135D, SSTL15D (Output Only)**

Differential SSTL is used for differential clock in DDR3/DDR3L memory interface. All differential SSTL outputs are implemented as a pair of complementary single-ended SSTL outputs. All allowable single-ended output classes (class I and class II) are supported.

### **4.12.8. Differential HSUL12D (Output Only)**

Differential HSUL is used for differential clock in LPDDR2/LPDDR3 memory interface. All differential HSUL outputs are implemented as a pair of complementary single-ended HSUL12 outputs. All allowable single-ended drive strengths are supported.

### **4.12.9. Differential LVCMOS25D, LVCMOS33D, LVTTL33D (Output Only)**

Differential LVCMOS and LVTTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output drive strengths are supported.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02078-1.5 111



# **4.13. Maximum sysI/O Buffer Speed**

## **Table 4.25. Maximum I/O Buffer Speed1, 2, 3, 4, 7**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





**Notes**:

1. Maximum I/O speed is the maximum switching rate of the I/O operating within the guidelines of the defining standard. The actual interface speed performance using the I/O also depends on other factors, such as internal and external timing.

- 2. These numbers are characterized but not test on every device.
- 3. Performance is specified in MHz, as defined in clock rate when the sysI/O is used as pin. For data rate performance, this can be converted to Mbps, which equals to 2 times the clock rate.
- 4. LVCMOS and LVTTL are measured with load specified in [Table 3.45.](#page-95-0)
- 5. These LVCMOS inputs can be placed in different V<sub>CCIO</sub> voltage. Performance may vary. Please refer to Lattice Design Software
- 6. These emulated outputs performance is based on externally properly terminated as described in LVDS25E [\(Output Only\)](#page-61-0) and [SubLVDSE/SubLVDSEH \(Output Only\).](#page-62-0)
- 7. All speeds are measured with fast slew.
- 8. For maximum differential I/O performance, only Differential I/O should be placed in the bottom I/O banks. If this is not possible, the following will impact on maximum performance:
	- a. If Fast Slew Rate LVCMOS I/O are used, they should be limited to no more than nine I/O (adjacent), four I/O (same bank), 55 I/O (left/right banks) to keep degradation below 50%.
	- b. If non-Differential I/O (SLOW SLEW) are placed on the bottom but not within the same bank as differential I/O, then the maximum Differential performance is degraded to 70% of original when 21 aggressors are toggling.
	- c. If non-Differential I/O (SLOW SLEW) are placed within the same bank as Differential I/O then the maximum performance is degraded to 50% of original when 16 aggressor are toggling.
	- d. No performance impact if MIPI LP and MIPI HS are in the same bank.
	- e. If Differential RX/TX I/O are both placed within the same bank then the maximum performance is degraded to 90%.
	- f. For DDR3/3L, LPDDR2/3 separate DQ/DQS groups from Address/Commands/CLK groups into separate banks.



# **4.14. Typical Building Block Function Performance**

These building block functions can be generated using Lattice Design Software Tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

### **Table 4.26. Pin-to-Pin Performance<sup>1</sup>**



**Note**:

1. These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

#### **Table 4.27. Register-to-Register Performance1, 3, 4**



**Notes**:

- 1. The Clock port is configured with LVDS I/O type. Performance Grade: 8\_High-Performance\_1.0V.
- 2. Limited by the Minimum Pulse Width of the component
- 3. These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.
- 4. For the Pipelined designs, the number of pipeline stages used are 2.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



### **4.15. LMMI**

[Table 4.28](#page-114-0) summarizes the performance of the LMMI interface with supported IPs. Additional timing requirement and constraint can be identified through the Lattice Radiance design tools.



### <span id="page-114-0"></span>**Table 4.28. LMMI FMAX Summary**

### **4.16. Derating Timing Tables**

Logic timing provided in the following sections of this data sheet and the Lattice Radiant design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Lattice Radiant design tool can provide logic timing numbers at a particular temperature and voltage.

# **4.17. External Switching Characteristics**

Over recommended commercial operating conditions.

### Table 4.29. External Switching Characteristics (V<sub>CC</sub> = 1.0 V)



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.lattic<mark>esemi.com/lega</mark>l.<br>All other brand or product names are trademarks or registered tr





<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.









© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.lattic<mark>esemi.com/lega</mark>l.<br>All other brand or product names are trademarks or registered tr





**Notes**:

- 1. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice Radiant software.
- 2. General I/O timing numbers are based on LVCMOS 1.8, 8 mA, Fast Slew Rate, 0 pf load. Generic DDR timing are numbers based on LVDS I/O. DDR3 timing numbers are based on SSTL15. LPDDR2 and LPDDR3 timing numbers are based on HSUL12.
- 3. Uses LVDS I/O standard for measurements.
- 4. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
- 5. All numbers are generated with the Lattice Radiant software.
- 6. This clock skew is not the internal clock network skew. Nexus devices have very low internal clock network skew that can be approximated to 0 ps. These t<sub>SKEW</sub> values measured externally at system level includes additional skew added by the I/O, wire bonding and package ball.





**Figure 4.6. Receiver RX.CLK.Centered Waveforms**

<span id="page-120-0"></span>

**Figure 4.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms**

<span id="page-120-2"></span>

<span id="page-120-1"></span>**Figure 4.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms**

<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





**Figure 4.9. Transmit TX.CLK.Aligned Waveforms**

<span id="page-121-0"></span>

#### **Transmitter – Shown for one LVDS Channel**

<span id="page-121-1"></span>

**Figure 4.10. DDRX71 Video Timing Waveforms**

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





**Figure 4.11. Receiver DDRX71\_RX Waveforms**

<span id="page-122-0"></span>

<span id="page-122-1"></span>**Figure 4.12. Transmitter DDRX71\_TX Waveforms**

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# **4.18.** sysCLOCK PLL Timing  $(V_{CC} = 1.0 V)$

### Table 4.30. sysCLOCK PLL Timing  $(V_{cc} = 1.0 V)$



#### **Notes**:

1. Jitter sample is taken over 10,000 samples for Period jitter, and 1,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.

2. Output clock is valid after  $t_{\text{LOCK}}$  for PLL reset and dynamic delay adjustment.

3. Result from Lattice Radiant software.

4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency.



## **4.19. Internal Oscillators Characteristics**

### Table 4.31. Internal Oscillators ( $V_{cc}$  = 1.0 V)



# **4.20. User I<sup>2</sup>C Characteristics**

### **Table 4.32. User**  $I^2C$  **Specifications (V<sub>CC</sub> = 1.0 V)**



**Notes**:

1. Refer to the I<sup>2</sup>C Specification for timing requirements. User design should set constraints in Lattice Design Software to meet this industrial I<sup>2</sup>C Specification.

2. Fast Mode Plus maximum speed may be achieved by using external pull up resistor on I<sup>2</sup>C bus. Internal pull up may not be sufficient to support the maximum speed.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



# **4.21. Analog-Digital Converter (ADC) Block Characteristics**

### **Table 4.33. ADC Specifications<sup>1</sup>**



**Note:**

1. ADC is available in Automotive –7 speed grade.

2. Not tested; guaranteed by design.

3. ADC Sample Clock cycles. Se[e ADC User Guide for Nexus Platform \(FPGA-TN-02129\)](https://www.latticesemi.com/view_document?document_id=52779) for more details.



# **4.22. Comparator Block Characteristics**

### **Table 4.34. Comparator Specifications<sup>1</sup>**



**Note:** 

1. Comparator is available in select speed grades. See th[e Ordering Information](#page-147-0) section for details.

### **4.23. Digital Temperature Readout Characteristics**

Digital temperature Readout (DTR) is implemented in one of the channels of ADC1.





**Notes:**

1. External voltage reference (V<sub>REF</sub>) should be 0.1% accurate or better. DTR sensitivity to V<sub>REF</sub> is -4.1 °C per V<sub>REF</sub> percent (for example, if the VREF is 1 % low, then the DTR reads +4.1 °C high).

2. DTR is available in Automotive –7 speed grade.

# **4.24. Hardened PCIe Characteristics**

### **4.24.1. PCIe (2.5 Gb/s)**

**Table 4.36. PCIe (2.5 Gb/s)**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)





#### **Notes:**

1. Refer to PCI Express Base Specification Revision 3.0 Table 4.18 test condition and requirement for respective parameters.

2. Refer to PCI Express Base Specification Revision 3.0 Table 4.24 test condition and requirement for respective parameters.

3. Spec compliant requirement



# **4.24.2. PCIe (5 Gb/s)**

### **Table 4.37. PCIe (5 Gb/s)**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)





**Notes:**

1. Refer to PCI Express Base Specification Revision 3.0 Table 4.18 test condition and requirement for respective parameters.

2. Refer to PCI Express Base Specification Revision 3.0 Table 4.24 test condition and requirement for respective parameters.

3. Spec compliant requirement

# **4.25. Hardened SGMII Characteristics**

### **4.25.1. SGMII Specifications**

### **Table 4.38. SGMII**



**Note:** 

1. J<sub>TOT</sub> can meet the following deterministic jitter mask specification: 0 to 3.5 kHz: 10 UI; 3.5 to 700 kHz: log-log slope 10 UI to 0.05 UI; above 700 kHz: 0.05 UI.



# **4.26. sysCONFIG Port Timing Specifications**

### **Table 4.39. sysCONFIG Port Timing Specifications**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)





**Notes**:

- 1.  $f_{MCLK}$  has a dependency on HFOSC and is 1/3 of  $f_{CLKHF}$ .
- 2. Based on 30k uncompressed/unauthenticated/default MCLK timing (3.5 MHz)/x1. Other permutations result in different values.
- 3. Measured using LVCMOS18, default MCLK frequency, slow slew rate.



### **Figure 4.13. Master SPI POR/REFRESH Timing**

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.









**Figure 4.15. Master SPI PROGRAMN Timing**

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02078-1.5 133







**Figure 4.17. Master SPI Configuration Timing**

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)









**Figure 4.19. I2C /I3C Configuration Timing**

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)





**Figure 4.20. Master SPI Wake-Up Timing**



**Figure 4.21. Slave SPI/I2C/I3C Wake-Up Timing**

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# **4.27. JTAG Port Timing Specifications**

### **Table 4.40. JTAG Port Timing Specifications**



### **Note:**

1. Based on default I/O setting of slow slew rate.





<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### **4.28. Switching Test Conditions**

[Figure 4.23](file:///C:/Users/chee/Downloads/withChap4FPGA-DS-02078-1-0-Certus-NX-Family.docx%23_bookmark50) shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in [Table 4.41.](#page-137-0)



\*CL Includes Test Fixture and Probe Capacitance

#### **Figure 4.23. Output Test Load, LVTTL and LVCMOS Standards**

<span id="page-137-0"></span>



**Note:** 

1. Output test conditions for all other interfaces are determined by the respective standards.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



# **5. Pinout Information**

# **5.1. Signal Descriptions**

### **Table 5.1. Signal Descriptions<sup>1</sup>**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.









© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.lattic<mark>esemi.com/lega</mark>l.<br>All other brand or product names are trademarks or registered tr





**Shared User GPIO Pins1, 2, 3, 4**

**1. Shared User GPIO pins are pins that can be used as GPIO, or functional pins that connect directly to specific functional blocks, when device enters into User Mode.**

**2. Declaring on assigning the pin as GPIO or specific functional pin is done by configuration bitstream, except JTAG pins.**

**3. JTAG pins are controlled by JTAG\_EN signal. When JTAG\_EN = 1, the pins are used for JTAG interface. When JTAG = 0, the pins are used as GPIO or specific functional pin defined by configuration bitstream.**

### **4. Refer to package pin file.**

**Shared JTAG Pins** PRxxx/TDO/ yyyy and input, Output, Bi-Dir User Mode: PRxxx: GPIO TDO: When JTAG\_EN = 1, used as TDO signal for JTAG yyyy: Other possible selectable specific functional

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)





© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.lattic<mark>esemi.com/lega</mark>l.<br>All other brand or product names are trademarks or registered tr





**Notes:**

1. Not all signals are available as external pins in all packages. Refer to the Pinout List file for various package details.

2. ADC is available in Commercial/Industrial –8 and –9 speed grades and Automotive –7 speed grade.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)
<span id="page-144-0"></span>

## **5.2. Pin Information Summary**

### **Table 5.2. Pin Information Summary**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





<sup>© 2021-2023</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.lattic<mark>esemi.com/lega</mark>l.<br>All other brand or product names are trademarks or registered tr





### **Note:**

1. ADC is available in Commercial/Industrial –8 and –9 speed grades and Automotive –7 speed grade.

2. Comparator inputs are selected in the software to be separate (Bank 3) or combined with ADC Channels (Bank 5).



# **6. Ordering Information**

Lattice provides a wide variety of services for its products including custom marking, factory programming, known good die, and application specific testing. Contact the local sales representatives for more details.

## **6.1. Part Number Description**



**\*Note:** Input Comparator, ADC, EBR ECC, and DTR are only available in -7 (-A), -8 (-C/I), and -9 (-C/I) speed and grade.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)



## **6.2. Ordering Part Numbers**

### **6.2.1. Commercial**



### **6.2.2. Industrial**



### **6.2.3. Automotive**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02078-1.5 149

## **References**

For more information, refer to the following documents:

- [sysCLOCK PLL Design and Usage Guide for Nexus Platform \(FPGA-TN-02095\)](http://www.latticesemi.com/view_document?document_id=52789)
- [sysDSP Usage Guide for Nexus Platform \(FPGA-TN-02096\)](http://www.latticesemi.com/view_document?document_id=52791)
- sysCONFIG User Guide [for Nexus Platform](http://www.latticesemi.com/view_document?document_id=52790) (FPGA-TN-02099)
- [sysI/O Usage Guide for Nexus Platform \(FPGA-TN-02067\)](http://www.latticesemi.com/view_document?document_id=52792)
- [Soft Error Detection \(SED\)/Correction \(SEC\) User](https://www.latticesemi.com/view_document?document_id=52788) Guide for Nexus Platform (FPGA-TN-02076)
- [Memory Usage Guide for Nexus Platform \(FPGA-TN-02094\)](https://www.latticesemi.com/view_document?document_id=52785)
- [ADC Usage Guides for Nexus Platform \(FPGA-TN-02129\)](http://www.latticesemi.com/view_document?document_id=52779)
- [Certus-NX High-Speed I/O Interface \(FPGA-TN-02216\)](https://www.latticesemi.com/view_document?document_id=52892)
- [Power Management and Calculation for Certus-NX Devices \(FPGA-TN-02214\)](https://www.latticesemi.com/view_document?document_id=52899)
- [Certus-NX 40K Pinout File](https://www.latticesemi.com/view_document?document_id=52975) (FPGA-SC-02004)
- [Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide](https://www.latticesemi.com/view_document?document_id=52297) (FPGA-UG-02039)
- sub-LVDS Signaling [Using Lattice Devices \(FPGA-TN-02028\)](https://www.latticesemi.com/view_document?document_id=37643)
- [Multi-Boot Usage Guide](https://www.latticesemi.com/view_document?document_id=52794) for Nexus Platform (FPGA-TN-02145)
- [TransFR Usage Guide for Nexus Platform](https://www.latticesemi.com/view_document?document_id=52823) (FPGA-TN-02173)
- I<sup>2</sup>[C Hardened IP Usage Guide for Nexus Platform \(FPGA-TN-02142\)](https://www.latticesemi.com/view_document?document_id=52784)

For package information, refer to the following documents:

- [PCB Layout Recommendations for BGA Packages \(FPGA-TN-02024\)](https://www.latticesemi.com/view_document?document_id=671)
- [Solder Reflow Guide for Surface Mount Devices \(FPGA-TN-02041\)](https://www.latticesemi.com/view_document?document_id=8902)
- [Thermal Management \(FPGA-TN-02044\)](https://www.latticesemi.com/view_document?document_id=210)
- [Package Diagrams \(FPGA-DS-02053\)](http://www.latticesemi.com/view_document?document_id=213)
- [High Speed PCB Design Considerations \(FPGA-TN-02148\)](https://www.latticesemi.com/view_document?document_id=52899)
- Advanced Configuration Security Usage [Guide for Nexus Platform \(FPGA-TN-02176\)](https://www.latticesemi.com/view_document?document_id=52834)
- [Hardware Checklist \(FPGA-TN-02151\)](https://www.latticesemi.com/view_document?document_id=52898)

For further information on interface standards, refer to the following websites:

- JEDEC Standards (LVTTL, LVCMOS, SSTL) [www.jedec.org](http://www.jedec.org/)
- PCI [www.pcisig.com](http://www.pcisig.com/)

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice

*HLATTICE* 



# **Revision History**

### **Revision 1.5, January 2023**



### **Revision 1.4, November 2022**



### **Revision 1.3, September 2022**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





### **Revision 1.2, August 2022**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.lattic<mark>esemi.com/lega</mark>l.<br>All other brand or product names are trademarks or registered tr



### **Revision 1.1, April 2022**



© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### **Revision 1.0, November 2021**

