

CrossLink-NX Family

Data Sheet



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults and associated risk the responsibility entirely of the Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



Contents

Acronyms in This Document		11
L. General Description		12
1.1. Features		12
2. Architecture		16
2.1. Overview		16
2.2. PFU Blocks		18
2.2.1. Slice		18
2.2.2. Modes of Operation.		21
2.3. Routing		22
	etwork	
•		
•		
•	exer Blocks	
•	t	
•	rol	
	very (CDR)	
•		
	ock	
<u> </u>	Lagran	
	nd ROM Operation	
	udo-Dual Port Modes	
	et	
	mpared to General DSP	
	Features	
•))	
	(PIC)	
_	(FIC)	
	:k	
7	DDR Memory	
	QS Delay and Control Block (DQSBUF)	
	Co Delay and Control Block (D CODO)	
	Standards	
• • • • • • • • • • • • • • • • • • • •	heme	
	figurations	
• •		
_	Converters	
5 5	Comparators	
	Temperature Monitoring Diode	
	Boundary Scan Testability	
_	ration Options	
	J) Handling	
2.17. On-Chip Oscillator	-	48



	2.18.	User	· I ² C IP	48
	2.19.		e ID	
	2.20.		sity Shifting	
	2.21.		I D-PHY Blocks	
	2.22.		pheral Component Interconnect Express (PCIe)	
	2.23.		tographic Engine	
3.			vitching Characteristics for Commercial and Industrial	
•	3.1.		olute Maximum Ratings	
	3.2.		ommended Operating Conditions ^{1, 2, 3}	
	3.3.		er Supply Ramp Rates	
	3.4.		er up Sequence	
	3.5.		Chip Programmable Termination	
	3.6.	Hot	Socketing Specifications	56
	3.7.	ESD	Performance	56
	3.8.	DC E	lectrical Characteristics	57
	3.9.	Supp	oly Currents	58
	3.10.	sysl/	O Recommended Operating Conditions	59
	3.11.	sysl/	O Single-Ended DC Electrical Characteristics	60
	3.12.	sysl/	O Differential DC Electrical Characteristics	62
	3.12.	1.	LVDS	62
	3.12.	2.	LVDS25E (Output Only)	63
	3.12.	3.	SubLVDS (Input Only)	
	3.12.	4.	SubLVDSE/SubLVDSEH (Output Only)	64
	3.12.	5.	SLVS	65
	3.12.	6.	Soft MIPI D-PHY	66
	3.12.	7.	Differential HSTL15D (Output Only)	70
	3.12.	8.	Differential SSTL135D, SSTL15D (Output Only)	70
	3.12.	9.	Differential HSUL12D (Output Only)	70
	3.12.	-	Differential LVCMOS25D, LVCMOS33D, LVTTL33D (Output Only)	
	3.13.		sLink-NX Maximum sysI/O Buffer Speed	
	3.14.	Турі	cal Building Block Function Performance	73
	3.15.		/II	
	3.16.		iting Timing Tables	
	3.17.		sLink-NX External Switching Characteristics	
	3.18.		sLink-NX sysCLOCK PLL Timing (V _{CC} = 1.0 V)	
	3.19.		sLink-NX Internal Oscillators Characteristics	
	3.20.		sLink-NX User I ² C Characteristics	
	3.21.		sLink-NX Analog-Digital Converter (ADC) Block Characteristics	
	3.22.		sLink-NX Comparator Block Characteristics	
	3.23.		sLink-NX Digital Temperature Readout Characteristics	
	3.24.		sLink-NX Hardened MIPI D-PHY Characteristics	
	3.25.		sLink-NX Hardened PCIe Characteristics	
	3.25.		PCIe (2.5 Gbps)	
	3.25.		PCIe (5 Gbps)	
	3.26.		sLink-NX Hardened SGMII Receiver Characteristics	
	3.26.		SGMII Rx Specifications	
	3.27.		sLink-NX sysCONFIG Port Timing Specifications	
	3.28.		6 Port Timing Specifications	
,	3.29.		ching Test Conditions	
4.			vitching Characteristics for Automotive	
	4.1.		olute Maximum Ratings	
	4.2.		ommended Operating Conditions ⁵	
	4.3.		er Supply Ramp Rates	
	4.4.	Pow	er up Sequence	104



4.5. On-Chip Programmable Termination	104
4.6. Hot Socketing Specifications	105
4.7. ESD Performance	105
4.8. DC Electrical Characteristics	106
4.9. Supply Currents	107
4.10. sysI/O Recommended Operating Conditions	108
	109
• • •	111
	111
	112
· · · · · · · · · · · · · · · · · · ·	113
, , , , , , , , , , , , , , , , , , ,	113
* * * * * * * * * * * * * * * * * * * *	114
	115
	118
· · · · · · · · · · · · · · · · · · ·	118
	118
, , , , , , , , , , , , , , , , , , ,	3D (Output Only)118
	119
	121
,, <u> </u>	122
4.16. Derating Timing Tables	122
4.17. CrossLink-NX External Switching Characteristics	123
	131
4.19. CrossLink-NX Internal Oscillators Characteristics	132
4.20. CrossLink-NX User I ² C Characteristics	132
4.21. CrossLink-NX Analog-Digital Converter (ADC) Block C	haracteristics133
4.22. CrossLink-NX Comparator Block Characteristics	134
4.23. CrossLink-NX Digital Temperature Readout Characte	ristics134
	134
4.25. CrossLink-NX Hardened PCIe Characteristics	138
4.25.1. PCIe (2.5 Gbps)	138
4.25.2. PCIe (5 Gbps)	139
4.26. CrossLink-NX sysCONFIG Port Timing Specifications.	141
4.27. JTAG Port Timing Specifications	147
4.28. Switching Test Conditions	148
5. Pinout Information	149
5.1. Signal Descriptions	149
5.2. Pin Information Summary	155
5.2.1. CrossLink-NX Family	155
6. Ordering Information	158
6.1. CrossLink-NX Part Number Description	158
6.2. Ordering Part Numbers	159
6.2.1. Commercial	159
6.2.2. Industrial	159
	160
Supplemental Information	161
For Further Information	161
Revision History	162



Figures

Figure 2.1. Simplified Block Diagram, CrossLink-NX-40 Device (Top Level)	
Figure 2.2. Simplified Block Diagram, CrossLink-NX-17 Device (Top Level)	17
Figure 2.3. PFU Diagram	18
Figure 2.4. Slice Diagram	19
Figure 2.5. Slice Configuration for LUT4 and LUT5	20
Figure 2.6. General Purpose PLL Diagram	
Figure 2.7. Clocking	
Figure 2.8. Edge Clock Sources per Bank	
Figure 2.9. DCS_CMUX Diagram	
Figure 2.10. DCS Waveforms	
Figure 2.11. DLLDEL Functional Diagram	
Figure 2.12. CrossLink-NX DDRDLL Architecture	
Figure 2.13. SGMII CDR IP	
Figure 2.14. Memory Core Reset	
Figure 2.15. Comparison of General DSP and CrossLink-NX Approaches	
Figure 2.16. CrossLink-NX DSP Functional Block Diagram	
Figure 2.17. Group of Two High Performance Programmable I/O Cells	
Figure 2.18. Wide Range Programmable I/O Cells	
Figure 2.19. Input Register Block for PIO on Top, Left, and Right Sides of the Device	
Figure 2.20. Input Register Block for PIO on Bottom Side of the Device	
Figure 2.21. Output Register Block on Top, Left, and Right Sides	
Figure 2.22. Output Register Block on Bottom Side	
Figure 2.23. Tri-state Register Block on Top, Left, and Right Sides	
Figure 2.24. Tri-state Register Block on Bottom Side	
Figure 2.25. DQS Grouping on the Bottom Edge	
Figure 2.26. DQS Control and Delay Block (DQSBUF)	
Figure 2.27. sysI/O Banking	
Figure 2.28. PCIe Core	
Figure 2.29. PCIe Soft IP Wrapper	
Figure 2.30. Cryptographic Engine Block Diagram	
Figure 3.1. On-Chip Termination	
Figure 3.2. LVDS25E Output Termination Example	
Figure 3.3. SubLVDS Input Interface	
Figure 3.4. SubLVDS Output Interface	
Figure 3.5. SLVS Interface	
Figure 3.6. MIPI Interface	
Figure 3.7. Receiver RX.CLK.Centered Waveforms	
Figure 3.8. Receiver RX.CLK.Centered waveforms	
Figure 3.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms	
Figure 3.10. Transmit TX.CLK.Aligned Waveforms.	
Figure 3.11. DDRX71 Video Timing Waveforms	
Figure 3.12. Receiver DDRX71_RX Waveforms	
Figure 3.13. Transmitter DDRX71_TX Waveforms	
Figure 3.14. Master SPI POR/REFRESH Timing	
Figure 3.15. Slave SPI/I ² C/I3C POR/REFRESH Timing	
Figure 3.16. Master SPI PROGRAMN Timing	
Figure 3.17. Slave SPI/I ² C/I3C PROGRAMN Timing	
Figure 3.18. Master SPI Configuration Timing	
Figure 3.19. Slave SPI Configuration Timing	
Figure 3.20. I ² C /I3C Configuration Timing	
Figure 3.21. Master SPI Wake-Up Timing	
Figure 3.22. Slave SPI/I ² C/I3C Wake-Up Timing	99



Figure 3.23. JTAG Port Timing Waveforms	100
Figure 3.24. Output Test Load, LVTTL and LVCMOS Standards	101
Figure 4.1. On-Chip Termination	104
Figure 4.2. LVDS25E Output Termination Example	112
Figure 4.3. SubLVDS Input Interface	113
Figure 4.4. SubLVDS Output Interface	114
Figure 4.5. SLVS Interface	
Figure 4.6. MIPI Interface	116
Figure 4.7. Receiver RX.CLK.Centered Waveforms	
Figure 4.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms	
Figure 4.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms	
Figure 4.10. Transmit TX.CLK.Aligned Waveforms	
Figure 4.11. DDRX71 Video Timing Waveforms	130
Figure 4.12. Receiver DDRX71_RX Waveforms	130
Figure 4.13. Transmitter DDRX71_TX Waveforms	131
Figure 4.14. Master SPI POR/REFRESH Timing	
Figure 4.15. Slave SPI/I ² C/I3C POR/REFRESH Timing	
Figure 4.16. Master SPI PROGRAMN Timing	
Figure 4.17. Slave SPI/I ² C/I3C PROGRAMN Timing	
Figure 4.18. Master SPI Configuration Timing	
Figure 4.19. Slave SPI Configuration Timing	
Figure 4.20. I ² C /I3C Configuration Timing	
Figure 4.21. Master SPI Wake-Up Timing	
Figure 4.22. Slave SPI/I ² C/I3C Wake-Up Timing	
Figure 4.23. JTAG Port Timing Waveforms	147
Figure 4.24. Output Test Load, LVTTL and LVCMOS Standards	148



Tables

Table 1.1. CrossLink-NX Commercial/Industrial Family Selection Guide	14
Table 1.2. CrossLink-NX Automotive Family Selection Guide	14
Table 2.1. Resources and Modes Available per Slice	18
Table 2.2. Slice Signal Descriptions	
Table 2.3. Number of Slices Required to Implement Distributed RAM	
Table 2.4. sysMEM Block Configurations	30
Table 2.5. Maximum Number of Elements in a sysDSP block	
Table 2.6. Input Block Port Description	36
Table 2.7. Output Block Port Description	38
Table 2.8. Tri-state Block Port Description	39
Table 2.9. DQSBUF Port List Description	
Table 2.10. Single-Ended I/O Standards	42
Table 2.11. Differential I/O Standards	43
Table 2.12. Single-Ended I/O Standards Supported on Various Sides	45
Table 2.13. Differential I/O Standards Supported on Various Sides	45
Table 3.1. Absolute Maximum Ratings	53
Table 3.2. Recommended Operating Conditions	54
Table 3.3. Power Supply Ramp Rates	55
Table 3.4. Power-On Reset	55
Table 3.5. On-Chip Termination Options for Input Modes	56
Table 3.6. Hot Socketing Specifications for GPIO	56
Table 3.7. DC Electrical Characteristics – Wide Range	57
Table 3.8. DC Electrical Characteristics – High Speed	57
Table 3.9. Capacitors – Wide Range	57
Table 3.10. Capacitors – High Performance	58
Table 3.11. Single Ended Input Hysteresis – Wide Range	58
Table 3.12. Single Ended Input Hysteresis – High Performance	58
Table 3.13. sysI/O Recommended Operating Conditions	59
Table 3.14. sysI/O DC Electrical Characteristics – Wide Range I/O	60
Table 3.15. sysI/O DC Electrical Characteristics – High Performance I/O	61
Table 3.16. I/O Resistance Characteristics	
Table 3.17. LVDS DC Electrical Characteristics ¹	62
Table 3.18. LVDS25E DC Conditions	63
Table 3.19. SubLVDS Input DC Electrical Characteristics	
Table 3.20. SubLVDS Output DC Electrical Characteristics	
Table 3.21. SLVS Input DC Characteristics	
Table 3.22. SLVS Output DC Characteristics	
Table 3.23. Soft D-PHY Input Timing and Levels	
Table 3.24. Soft D-PHY Output Timing and Levels	
Table 3.25. Soft D-PHY Clock Signal Specification	
Table 3.26. Soft D-PHY Data-Clock Timing Specifications	
Table 3.27. CrossLink-NX Maximum I/O Buffer Speed ^{1, 2, 3, 4, 7}	
Table 3.28. Pin-to-Pin Performance	
Table 3.29. Register-to-Register Performance	
Table 3.30. LMMI F _{MAX} Summary	
Table 3.31. CrossLink-NX External Switching Characteristics (V _{CC} = 1.0 V)	
Table 3.32. sysCLOCK PLL Timing (V _{CC} = 1.0 V)	
Table 3.33. Internal Oscillators (V _{CC} = 1.0 V)	
Table 3.34. User I ² C Specifications (V _{CC} = 1.0 V)	
Table 3.35. ADC Specifications ¹	
Table 3.36. Comparator Specifications ¹	
Table 3.37. DTR Specifications ^{1, 2}	87



Table 3.38. Hardened D-PHY Input Timing and Levels	87
Table 3.39. Hardened D-PHY Output Timing and Levels	88
Table 3.40. Hardened D-PHY Pin Characteristic Specifications	90
Table 3.41. Hardened D-PHY Clock Signal Specification	90
Table 3.42. Hardened D-PHY Data-Clock Timing Specifications	90
Table 3.43. PCIe (2.5 Gbps)	91
Table 3.44. PCIe (5 Gbps)	92
Table 3.45. SGMII Rx	94
Table 3.46. CrossLink-NX sysCONFIG Port Timing Specifications	94
Table 3.47. JTAG Port Timing Specifications	
Table 3.48. Test Fixture Required Components, Non-Terminated Interfaces	101
Table 4.1. Absolute Maximum Ratings	
Table 4.2. Recommended Operating Conditions	
Table 4.3. Power Supply Ramp Rates	
Table 4.4. Power-On Reset	
Table 4.5. On-Chip Termination Options for Input Modes	
Table 4.6. Hot Socketing Specifications for GPIO	105
Table 4.7. DC Electrical Characteristics – Wide Range	106
Table 4.8. DC Electrical Characteristics – High Speed	106
Table 4.9. Capacitors – Wide Range	106
Table 4.10. Capacitors – High Performance	
Table 4.11. Single Ended Input Hysteresis – Wide Range	107
Table 4.12. Single Ended Input Hysteresis – High Performance	
Table 4.13. sysI/O Recommended Operating Conditions	
Table 4.14. sysI/O DC Electrical Characteristics – Wide Range I/O	
Table 4.15. sysl/O DC Electrical Characteristics – High Performance I/O ³	
Table 4.16. I/O Resistance Characteristics	
Table 4.17. LVDS DC Electrical Characteristics ¹	
Table 4.18. LVDS25E DC Conditions	
Table 4.19. SubLVDS Input DC Electrical Characteristics	
Table 4.20. SubLVDS Output DC Electrical Characteristics	
Table 4.21. SLVS Input DC Characteristics	
Table 4.22. SLVS Output DC Characteristics	
Table 4.23. Soft D-PHY Input Timing and Levels	
Table 4.24. Soft D-PHY Output Timing and Levels	
Table 4.25. Soft D-PHY Clock Signal Specification	118
Table 4.26. Soft D-PHY Data-Clock Timing Specifications	
Table 4.27. CrossLink-NX Maximum I/O Buffer Speed ^{1, 2, 3, 4, 7}	
Table 4.28. Pin-to-Pin Performance	
Table 4.29. Register-to-Register Performance	
Table 4.30. LMMI F _{MAX} Summary	
Table 4.31. CrossLink-NX External Switching Characteristics (V _{CC} = 1.0 V)	
Table 4.32. sysCLOCK PLL Timing (V _{CC} = 1.0 V)	
Table 4.33. Internal Oscillators (V _{CC} = 1.0 V)	
Table 4.34. User I ² C Specifications (V _{CC} = 1.0 V)	
Table 4.35. ADC Specifications	
Table 4.36. Comparator Specifications	
Table 4.37. DTR Specifications ¹	
Table 4.38. Hardened D-PHY Input Timing and Levels	
Table 4.39. Hardened D-PHY Output Timing and Levels	
Table 4.40. Hardened D-PHY Pin Characteristic Specifications	
Table 4.41. Hardened D-PHY Clock Signal Specification	
Table 4.42. Hardened D-PHY Data-Clock Timing Specifications	
Table 4.43. PCIe (2.5 Gbps)	138



Table 4.44. PCIe (5 Gbps)	139
Table 4.45. CrossLink-NX sysCONFIG Port Timing Specifications	
Table 4.46. JTAG Port Timing Specifications	147
Table 4.47. Test Fixture Required Components, Non-Terminated Interfaces	148



Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
ADC	Analog to Digital Converter
BGA	Ball Grid Array
CDR	Clock and Data Recovery
CRC	Cycle Redundancy Code
DCC	Dynamic Clock Control
DCS	Dynamic Clock Select
DDR	Double Data Rate
DLL	Delay Locked Loop
DSP	Digital Signal Processing
DTR	Digital Temperature Readout
EBR	Embedded Block RAM
ECC	Error Correction Coding
ECLK	Edge Clock
FFT	Fast Fourier Transform
FIFO	First In First Out
FIR	Finite Impulse Response
LC	Logic Cell
LRAM	Large RAM
LVCMOS	Low-Voltage Complementary Metal Oxide Semiconductor
LVDS	Low-Voltage Differential Signaling
LVPECL	Low Voltage Positive Emitter Coupled Logic
LVTTL	Low Voltage Transistor-Transistor Logic
LUT	Look Up Table
MLVDS	Multipoint Low-Voltage Differential Signaling
PCI	Peripheral Component Interconnect
PCS	Physical Coding Sublayer
PCLK	Primary Clock
PDPR	Pseudo Dual Port RAM
PFU	Programmable Functional Unit
PIC	Programmable I/O Cells
PLL	Phase Locked Loop
POR	Power On Reset
SER	Soft Error Rate
SEU	Single Event Upset
SLVS	Scalable Low-Voltage Signaling
SPI	Serial Peripheral Interface
SPR	Single Port RAM
SRAM	Static Random-Access Memory
TAP	Test Access Port
TDM	Time Division Multiplexing



1. General Description

The CrossLink™-NX family of low-power FPGAs can be used in a wide range of applications and are optimized for bridging and processing needs in Embedded Vision applications – supporting a variety of high bandwidth sensor and display interfaces, video processing and machine learning inferencing. It is built on the Lattice Nexus FPGA platform, using low-power 28 nm FD-SOI technology. It combines the extreme flexibility of an FPGA with the low power and high reliability (due to extremely low SER) of FD-SOI technology, and offers small footprint package options.

CrossLink-NX supports a variety of interfaces including MIPI D-PHY (CSI-2, DSI), LVDS, SLVS, subLVDS, PCI Express (Gen1, Gen2), SGMII (Gigabit Ethernet), and more.

Processing features of CrossLink-NX include up to 39k Logic Cells, 56 multipliers (18×18), 2.9 Mb of embedded memory (consisting of EBR and LRAM blocks), distributed memory, DRAM interfaces (supporting DDR3, DDR3L, LPDDR2, and LPDDR3 up to 1066 Mbps \times 16-bit data width).

CrossLink-NX FPGAs support fast configuration of its reconfigurable SRAM-based logic fabric, and ultra-fast configuration of its programmable sysI/O™. Security features to secure user designs include bitstream encryption and password protection. In addition to the high reliability inherent to FD-SOI technology (due to its extremely low SER), active reliability features such as built-in frame-based SED/SEC (for SRAM-based logic fabric), and ECC (for EBR and LRAM) are also supported. Dual 12-bit ADCs are available in each device for system monitoring functions.

Lattice Radiant™ design software allows large complex user designs to be efficiently implemented in the CrossLink-NX FPGA family. Synthesis library support for CrossLink-NX devices is available for popular logic synthesis tools. Radiant tools use the synthesis tool output along with constraints from its floor planning tools to place and route the user design in the CrossLink-NX device. The tools extract timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the CrossLink-NX family. By using these configurable soft IP cores as standardized blocks, you are free to concentrate on the unique aspects of your design, increasing your productivity.

1.1. Features

- Programmable Architecture
 - 17k to 39k logic cells
 - 24 to 56 multipliers (18 × 18) in sysDSP™ blocks
 - 2.5 to 2.9 Mb of embedded memory (EBR, LRAM)
 - 36 to 192 programmable sysI/O
 (High Performance and Wide Range I/O)
- MIPI D-PHY
 - Up to two hardened 4-lane MIPI D-PHY
 - Up to eight lanes total
 - Transmit or receive
 - Supports CSI-2, DSI
 - 20 Gbps aggregate bandwidth
 - 2.5 Gbps per lane, 10 Gbps per D-PHY interface
 - Additional Soft D-PHY interfaces supported by High Performance (HP) sysI/O
 - Transmit or receive
 - Supports CSI-2, DSI
 - Up to 1.5 Gbps per lane
- Programmable sysl/O supports wide variety of interfaces
 - High Performance (HP) on bottom I/O dual rank
 - Supports up to 1.8 V Vccio
 - Mixed voltage support (1.0 V, 1.2 V, 1.5 V, 1.8 V)
 - High-speed differential up to 1.5 Gbps
 - Supports soft D-PHY (Tx/Rx), LVDS 7:1 (Tx/Rx), SLVS (Tx/Rx), subLVDS (Rx)
 - Supports SGMII (Gb Ethernet)
 Two channels (Tx/Rx) @ 1.25 Gbps
 - Dedicated DDR3/DDR3L and LPDDR2/LPDDR3 memory support with DQS logic, up to 1066 Mbps data rate and 16-bit data width
 - Wide Range (WR) on Left, Right and Top I/O Banks
 - Supports up to 3.3 V Vccio
 - Mixed voltage support (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V)
 - Programmable slew rate (slow, med, fast)
 - Controlled impedance mode
 - Emulated LVDS support
 - Hot Socketing Support



- Power Modes Low Power versus High-Performance
 - User selectable
 - Low-Power mode for power and/or thermal challenges
 - High-Performance mode for faster processing
- Small footprint package options
 - 4 mm × 4 mm to 10 mm × 10 mm package options
- 2x SGMII CDR at up to 1.25 Gbps to support 2 channels SGMII using HP I/O
 - CDR for RX
 - 10b/8b decoding
 - Independent Loss of Lock (LOL) detector for each CDR block
- sysCLOCK™ analog PLLs
 - Three in 39k LC and two in 17k LC device
 - Six outputs per PLL
 - Fractional N
 - Programmable and dynamic phase control
- sysDSP Enhanced DSP blocks
 - Hardened pre-adder
 - Dynamic Shift for AI/ML support
 - Four 18 × 18, eight 9 × 9, two 18 × 36, or 36 × 36 multipliers
 - Advanced 18 × 36, two 18 × 18, or four 8 × 8
 MAC
- Flexible memory resources
 - Up to 1.5 Mb sysMEM™ Embedded Block RAM (EBR)
 - Programmable width
 - ECC*
 - Single or dual clock FIFO
 - 80k to 240k bits distributed RAM
 - Large RAM Blocks
 - 0.5 Mbits per block
 - Up to five blocks (2.5 Mb total) per device
- SerDes PCle Gen2 x1 channel (Tx/Rx) hard IP in 39k LC device
 - Hard IP supports
 - Gen1, Gen2, Multi-Function, End Point, Root Complex
- Internal bus interface support
 - APB control bus
 - AHB-Lite for data bus
 - AXI4-streaming

- Configuration Fast, Secure
 - SPI x1, x2, x4 up to 150 MHz
 - Master and Slave SPI support
 - JTAG
 - I²C and I3C
 - Ultrafast I/O configuration for instant-on support (under 3 ms)
 - Less than 15 ms full device configuration for LIFCI-40
 - Bitstream Security
 - Encryption
 - Authentication
- Cryptographic engine
 - Bitstream encryption using AES-256
 - Bitstream authentication using ECDSA
 - Hashing algorithms SHA, HMAC
 - True Random Number Generator
 - AES 128/256 Encryption
- Single Event Upset (SEU) Mitigation Support
 - Extremely low Soft Error Rate (SER) due to FD-SOI technology
 - Soft Error Detect Embedded hard macro
 - Soft Error Correction Without stopping user operation
 - Soft Error Injection Emulate SEU event to debug system error handling
- Dual ADCs 1 MSPS, 12-bit SAR with Simultaneous Sampling*
 - Two ADCs per device
 - Three Continuous-time Comparators
 - Simultaneous Sampling
- System Level Support
 - IEEE 1149.1 and IEEE 1532 compliant
 - Reveal Logic Analyzer
 - On-chip oscillator for initialization and general use
 - 1.0 V core power supply

*Note: Available in select speed grades. See Ordering Information.



Table 1.1. CrossLink-NX Commercial/Industrial Family Selection Guide

Device	LIFCL-17	LIFCL-40
Logic Cells ¹	17k	39k
Embedded Memory (EBR) Blocks (18 kb)	24	84
Embedded Memory (EBR) Bits (kb)	432	1,512
Distributed RAM Bits (kb)	80	240
Large Memory (LRAM) Blocks	5	2
Large Memory (LRAM) Bits (kb) (512 kbits each)	2560	1024
18 × 18 Multipliers	24	56
ADC Blocks ³	2	2
450 MHz High Frequency Oscillator	1	1
128 kHz Low Power Oscillator	1	1
GPLL	2	3
Hardened 10 Gbps D-PHY Quads ²	2	2
Hardened 2.5 Gbps D-PHY Data Lanes (total) ²	8	8
PCle Gen2 Hard IP	_	1
Packages (Size, Ball Pitch)	D-PHY Quads (D-PHY Data Lanes) / Wide Range (WR) GPIO (Top/Left/Right Banks) / High Performance (HP) GPIOs (Bottom Banks)	
72 WLSCP (3.8 mm × 4.1 mm, 0.4 mm)	1(4)/15/24	_
72 QFN (10 mm × 10 mm, 0.5 mm)	1(4)/17/22	1(4)/17/22
121 csfBGA (6 mm × 6 mm, 0.5 mm)	2(8)/23/48	2(8)/23/48
256 caBGA (14 mm × 14 mm, 0.8 mm)	2(8)/29/48	2(8)/88/74, PCle x1
289 csBGA (9.5 mm × 9.5 mm, 0.5 mm)	_	2(8)/105/74, PCIe x1
400 caBGA (17 mm × 17 mm, 0.8 mm)	_	2(8)/117/74, PCIe x1

Notes:

- Logic Cells = LUTs × 1.2 effectiveness.
- 2. Additional soft D-PHY Tx/Rx interfaces (at up to 1.5 Gbps per lane) are available using sysl/O.
- 3. In select speed grades. See Ordering Information.

Table 1.2. CrossLink-NX Automotive Family Selection Guide

Device	LIFCL-17	LIFCL-40
Logic Cells ¹	17k	39k
Embedded Memory (EBR) Blocks (18 kb)	24	84
Embedded Memory (EBR) Bits (kb)	432	1,512
Distributed RAM Bits (kb)	80	240
Large Memory (LRAM) Blocks	5	2
Large Memory (LRAM) Bits (kb)	2560	1024
18 × 18 Multipliers	24	56
ADC Blocks ³	2	2
450 MHz High Frequency Oscillator	1	1
128 kHz Low Power Oscillator	1	1
GPLL	2	3
Hardened 10 Gbps D-PHY Quads ²	2	2
Hardened 2.5 Gbps D-PHY Data Lanes (total) ²	8	8

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Device	LIFCL-17	LIFCL-40
PCIe Gen2 Hard IP	_	1
Packages (Size, Ball Pitch)	D-PHY Quads (D-PHY Data Lanes) / Wide Range (WR) GPIO (Top/Left/Right Banks) / High Performance (HP) GPIOs (Bottom Banks)	
121 csfBGA (6 mm × 6 mm, 0.5 mm)	2(8)/23/48	2(8)/23/48
256 caBGA (14 mm × 14 mm, 0.8 mm)	2(8)/29/48	2(8)/88/74, PCIe x1

Notes:

- 1. Logic Cells = LUTs \times 1.2 effectiveness.
- 2. Additional soft D-PHY Tx/Rx interfaces (at up to 1.5 Gbps per lane) are available using sysl/O.
- 3. In select speed grades. See Ordering Information.



2. Architecture

2.1. Overview

Each CrossLink-NX device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) and rows of sysDSP Digital Signal Processing blocks, as shown in Figure 2.1. The CrossLink-NX-40 devices have two rows of DSP blocks and contain three rows of sysMEM EBR blocks. In addition, CrossLink-NX-40 devices includes two Large SRAM blocks. The sysMEM EBR blocks are large, dedicated 18 kb fast memory blocks and have built-in ECC and FIFO support. Each sysMEM block can be configured to a single, pseudo dual or true dual port memory in a variety of depths and widths as RAM or ROM. Each DSP block supports a variety of multiplier and adder configurations with one 108-bit or two 54-bit accumulators supported, which are the building blocks for complex signal processing capabilities.

Each PIC block encompasses two PIO (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the CrossLink-NX devices are arranged in seven banks allowing the implementation of a wide variety of I/O standards. The Wide Range (WR) I/O banks that are located on the top, left and right sides of the device provide flexible ranges of general purpose I/O configurations up to 3.3 V VCCIOs. The banks located on the bottom side of the device are dedicated to High Performance (HP) interfaces such as LVDS, MIPI, DDR3, LPDDR2, and LPDDR3 supporting up to 1.8 V VCCIOs.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. The registers in the PFU and sysI/O blocks in CrossLink-NX devices can be configured to be SET or RESET. After power up and configuration, it enters into user mode with these registers SET/RESET according to the user design, allowing the device to power up in a known state for predictable system function.

In addition, CrossLink-NX-40 devices provide various system level hard IP functional and interface blocks such as PCIe, D-PHY, I²C, SGMII/CDR, and ADC blocks. The PCIe hard IP supports PCIe Generation 2.0 and the D-PHY supports up to 2.5 Gbps per lane. CrossLink-NX devices also provide security features to help protect user designs and deliver more robust reliability by offering enhanced frame based SED/SEC functions.

Other blocks provided include PLLs, DLLs, and configuration functions. The PLL and DLL blocks are located at the corners of each device. CrossLink-NX devices also include Lattice Memory Mapped Interface (LMMI) which is a Lattice standard to support simple read and write operations to control internal IP.

Every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The CrossLink-NX devices use 1.0 V as their core voltage.






Figure 2.1. Simplified Block Diagram, CrossLink-NX-40 Device (Top Level)




Figure 2.2. Simplified Block Diagram, CrossLink-NX-17 Device (Top Level)



2.2. PFU Blocks

The core of the CrossLink-NX device consists of PFU blocks. Each PFU block consists of four interconnected slices numbered 0-3 as shown in Figure 2.3. Each slice contains two LUTs. All the interconnections to and from PFU blocks are from routing.

The PFU block can be used to perform Logical, Arithmetic, RAM or ROM functions. Table 2.1 shows the functions each slice can perform in either Distributed SRAM or non-distributed SRAM modes.




Figure 2.3. PFU Diagram

2.2.1. Slice

Each slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 and Slice 1 are configured as distributed memory and Slice 2 is not available as it is used to support Slice 0 and Slice 1, while Slice 3 is available as Logic or ROM. Table 2.1 shows the capability of the slices along with the operation modes they enable. In addition, each Slice contains logic that allows the LUTs to be combined to perform a LUT5 function. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select, and wider RAM/ROM functions.

Table 2.1. Resources and Modes Available per Slice


Clica	PFU (Used as Distributed SRAM)		PFU (Not used as Distributed SRAM)	
Slice	Slice Resources Modes		Resources	Modes
Slice 0	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 1	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 2	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM

Figure 2.4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative edge clocking.

Each slice has 17 input signals: 16 signals from routing and one from the carry-chain (from the adjacent slice or PFU). Three of them are used for FF control and shared between two slices (0/1 or 2/3). There are five outputs: four to routing and one to carry-chain (to the adjacent PFU). Table 2.2 and Figure 2.4 list the signals associated with all the slices. Figure 2.5 shows the slice signals that support a LUT5 or two LUT5 functions. F0 can be configured to have a LUT4 or LUT5 output while F1 is for a LUT4 output.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






*Note: In RAM mode, LUT4s use the following signals: QWD0/1 QWDN0/1 QWAS00~03, QWAS10~13

Figure 2.4. Slice Diagram





*Note: In RAM mode, LUT4s use the following signals: QWD0/1

QWD0/1 QWDN0/1

QWAS00~03, QWAS10~13

Figure 2.5. Slice Configuration for LUT4 and LUT5

Table 2.2. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Data signal	M0, M1	Direct input to FF from fabric
Input	Control signal	SEL	LUT5 mux control input
Input	Data signal	DI0, DI1	Inputs to FF from LUT4 F0/F1 outputs
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLKIN	System Clock
Input	Inter-PFU signal	FCI	Fast Carry-in ¹
Output	Data signals	F0	LUT4/LUT5 output signal
Output	Data signals	F1	LUT4 output signal
Output	Data signals	Q0, Q1	Register outputs
Output	Inter-PFU signal	FCO	Fast carry chain output ¹

Note:

1. See Figure 2.4 for connection details.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



2.2.2. Modes of Operation

Slices 0-2 have up to four potential modes of operation: Logic, Ripple, RAM and ROM. Slice 3 is not needed for RAM mode, it can be used in Logic, Ripple, or ROM modes.

Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice.

Ripple Mode

Ripple mode supports the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with asynchronous clear 2-bit using dynamic control
- Up/Down counter with preload (sync) 2-bit using dynamic control
- Comparator functions of A and B inputs 2-bit
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B
- Up/Down counter with A greater-than-or-equal-to B comparator 2-bit using dynamic control
- Up/Down counter with A less-than-or-equal-to B comparator 2-bit using dynamic control
- Multiplier support Ai×Bj+1 + Ai+1×Bj in one logic cell with 2 logic cells per slice
- Serial divider 2-bit mantissa, shift 1bit/cycle
- Serial multiplier 2-bit, shift 1bit/cycle or 2bit/cycle

Ripple Mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per slice basis to allow fast arithmetic functions to be constructed by concatenating Slices.

RAM Mode

In this mode, a 16×4 -bit distributed single or pseudo dual port RAM can be constructed in one PFU using each LUT block in Slice 0 and Slice 1 as a 16×2 -bit memory in each slice. Slice 2 is used to provide memory address and control signals. CrossLink-NX devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different sized memories. Where appropriate, the software constructs these using distributed memory primitives that represent the capabilities of the PFU. Table 2.3 lists the number of slices required to implement different distributed RAM primitives. For more information about using RAM in CrossLink-NX devices, refer to Memory User Guide for Nexus Platform (FPGA-TN-02094).

Table 2.3. Number of Slices Required to Implement Distributed RAM

	SPR 16 × 4	PDPR 16 × 4
Number of slices	3	3

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

ROM Mode

ROM mode uses the LUT logic; hence, Slice 0 through Slice 3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information, refer to Memory User Guide for Nexus Platform (FPGA-TN-02094).



2.3. Routing

There are many resources provided in the CrossLink-NX devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The CrossLink-NX family has an enhanced routing architecture that produces a compact design. The Radiant software tool takes the output of the synthesis tool and places and routes the design.

2.3.1. Clocking Structure

The CrossLink-NX clocking structure consists of clock synthesis blocks (PLLs), balanced clock tree networks (PCLK and ECLK), and efficient clock logic modules: Clock Dividers (PCLKDIV and ECLKDIV), Dynamic Clock Selection (DCS), Dynamic Clock Control (DCC), and DDRDLLs. Each of these functions is described as follows.

2.3.2. Global PLL

The Global PLLs (GPLL) provide the ability to synthesize clock frequencies. The devices in the CrossLink-NX family support two or three full-featured General Purpose GPLLs.

The architecture of the GPLL is shown in Figure 2.6. A description of the GPLL functionality follows.

REFCLK is the reference frequency input to the PLL and its source can come from external CLK inputs or from internal routing. The CLKI input feeds into the input Clock Divider block.

CLKFB is the feedback signal to the GPLL which can come from a path internal to the PLL or from FPGA routing. The feedback divider is used to multiply the reference frequency and thus synthesize a higher or lower frequency clock output.

The PLL has six clock outputs CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5. Each output has its own output divider, thus allowing the GPLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. Each GPLL output can be used to drive the primary clock or edge clock networks.

The setup and hold times of the device can be improved by programming a phase shift into the output clocks which advances or delays the output clock with reference to the un-shifted output clock. This phase shift can be either programmed during configuration or can be adjusted dynamically using the DIRSEL, DIR, DYNROTATE, and LOADREG ports.

The LOCK signal is asserted when the GPLL determines it has achieved lock and deasserted if a loss of lock is detected. The lock signal is asynchronous to the PLL clock outputs.






Figure 2.6. General Purpose PLL Diagram

For more details on the PLL, you can refer to the sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

2.3.3. Clock Distribution Network

There are two main clock distribution networks for any member of the CrossLink-NX product family, namely Primary Clock (PCLK) and Edge Clock (ECLK). These clock networks can be driven from many different sources, such as Clock Pins, PLL outputs, DLLDEL outputs, Clock Divider outputs, SerDes/PCS clocks and user logic. There are Clock Divider blocks (ECLKDIV and PCLKDIV) to provide a slower clock from these clock sources.

CrossLink-NX supports glitchless Dynamic Clock Control (DCC) for the PCLK Clock to save dynamic power. There are also Dynamic Clock Selection logic to allow glitchless selection between two clocks for the PCLK network (DCS).

An overview of the Clocking Network is shown in Figure 2.7 for CrossLink-NX device. The shaded blocks (PCIe and upper left PLL) are not available in the 17k Logic Cell device.






Figure 2.7. Clocking

2.3.4. Primary Clocks

The CrossLink-NX device family provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric through the Primary Clock Network. The CrossLink-NX PCLK clock network is a balanced clock structure which is designed to minimize the clock skew across all destinations in the FPGA core.

The primary clock network is divided into two clock domains depending on the device density. Each of these domains has 16 clocks that can be distributed to the fabric in the domain.

The Lattice Radiant software can automatically route each clock to one of the domains up to a maximum of 16 clocks per domain. You can change how the clocks are routed by specifying a preference in the Lattice Radiant software to locate the clock to a specific domain. The CrossLink-NX device provides you with a maximum of 64 unique clock input sources that can be routed to the primary Clock network.

Primary clock sources are:

- Dedicated clock input pins
- PLL outputs
- PCLKDIV, ECLKDIV outputs
- Internal FPGA fabric entries (with minimum general routing)
- SGMII-CDR, D-PHY, PCIe clocks
- OSC clock

These sources are routed to each of four clock switches called a Mid Mux (LMID, RMID, TMID, BMID). The outputs of the Mid MUX are routed to the center of the FPGA where additional clock switches (DSC_CMUX) are used to route the primary clock sources to primary clock distribution to the CrossLink-NX fabric. These routing muxs are shown in Figure 2.7. There are potentially 64 unique clock domains that can be used in the largest CrossLink-NX Device. For more information about the primary clock tree and connections, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



2.3.5. Edge Clock

CrossLink-NX FPGAs have a number of high-speed edge clocks that are intended for use with the PIO in the implementation of high-speed interfaces. There are four (4) ECLK networks per bank I/O on the Bottom side of the device. The Edge clock network is powered by a separate power domain (to reduce power noise injection from the core and reduce overall noise induced jitter) while controlled by the same logic that gates the FPGA core and PCLK domains for power management.

Each Edge Clock can be sourced from the following:

- Dedicated PIO Clock input pins (PCLK)
- DLLDEL output (PIO Clock delayed by 90°)
- PLL outputs (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5)
- Internal Nodes

Figure 2.8 illustrates the various ECLK sources. Bank 3 is shown in the example. Bank 4 and Bank 5 are similar.




Figure 2.8. Edge Clock Sources per Bank

The edge clocks have low injection delay and low skew. They are typically used for DDR Memory or Generic DDR interfaces. For detailed information on Edge Clock connections, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

2.3.6. Clock Dividers

CrossLink-NX devices have two distinct types of clock divider, Primary and Edge. There are from one (1) to eight (8) Primary Clock Dividers (PCLKDIV) and which are located in the DCS_CMUX block(s) at the center of the device. There are twelve (12) ECLKDIV dividers per device, locate near the bottom high-speed I/O banks.

The PCLKDIV supports $\div 2$, $\div 4$, $\div 8$, $\div 16$, $\div 32$, $\div 64$, $\div 128$, and $\div 1$ (bypass) operation. The PCLKDIV is fed from a DCSMUX within the DCS_CMUX block. The clock divider output drives one input of the DCS Dynamic Clock Select within the DSC_CMUX block. The Reset (RST) control signal is asynchronous and forces all outputs to low. The divider output starts at next cycle after the reset is synchronously released. The PCLKDIV is shown in context in Figure 2.9.

The ECLKDIV is intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a $\div 2$, $\div 3.5$, $\div 4$, or $\div 5$ mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal. The ECLKDIV can be fed from selected PLL outputs, external primary clock pins (with or without DLLDEL Delay) or from routing. The clock divider outputs feed into the Bottom Mid-mux (BMID). The Reset (RST) control signal is asynchronous and forces all outputs to low. The divider output starts at next cycle after the reset is synchronously released.

The ECLKDIV block is shown in context in Figure 2.8. For further information on clock dividers, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).



2.3.7. Clock Center Multiplexer Blocks

All clock sources are selected and combined for primary clock routing through the Dynamic Clock Selector Center Multiplexer logic (DCS_CMUX). There are one (1) or two (2) DCS_CMUX blocks per device. Each DCS_CMUX block contains two DCSMUX blocks, one PCLKDIV, one DCS block, and 1 or 2 CMUX blocks. See Figure 2.9 for a representative DCS_CMUX block diagram.

The heart of the DCS_CMUX is the Center Multiplexer (CMUX) block. It can accept up to 64 input clock sources (Midmuxes (RMID, LMID, TMIC, BMID) and DCC) and to drive up to 16 primary clock trunk lines.

Up to two (2) clock inputs to the DCS_CMUX can be routed through a Dynamic Clock Select block then routed to the CMUX. One (1) input to the DCS can be optionally divided by the Primary Clock Divider (PCLKDIV). For more information about the DCS_CMUX, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).




Figure 2.9. DCS_CMUX Diagram

2.3.8. Dynamic Clock Select

The Dynamic Clock Select (DCS) is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources. Depending on the operational mode, it switches between two (2) independent input clock sources either with or without any glitches. This is achieved regardless of when the select signal is toggled. Both input clocks must be running to achieve a functioning glitchless DCS output clock, but running clocks are not required when used as a non-glitchless normal clock multiplexer.

There are one (1) or two (2) DCS blocks per device that feed all clock domains. The DCS blocks are located in the DCS_MUX block. The inputs to the DCS blocks come from MIDMUX outputs and user logic clocks via DCC elements. The DCS elements are located at the center of the PLC array core. The output of the DCS is connected to the inputs of Primary Clock Center MUXs (CMUX).

Figure 2.10 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 2.10. DCS Waveforms

2.3.9. Dynamic Clock Control

The Dynamic Clock Control (DCC), Domain Clock enable/disable feature allows internal logic control of the domain primary clock network. When a clock network is disabled, the clock signal is static and does not toggle. All the logic fed by that clock also does not toggle, reducing the overall power consumption of the device. The disable function is glitchless, and does not increase the clock latency to the primary clock network.

Four additional DCC elements control the clock inputs from the CrossLink-NX domain logic to the Center MUX elements (DSC_CMUX).

This DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUXs that drive the domain clock network. For more information about the DCC, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

2.3.10. DDRDLL

CrossLink-NX has two identical DDRDLL blocks, located in the lower left and lower right corners of the device. Each DDRDLL (master DLL block) can generate a 9-bit phase shift value corresponding to a 90 degree phase shift of the reference clock input and provide this value to every DQS block and DLLDEL slave delay element. The reference clock can be either from a PLL, or an input pin. The DQSBUF uses this value to control the delay of the DQS inputs from a DDR memory interface to achieve a 90-degree shift in order to clock DQ inputs at the center of the data eye.

The value is also sent to another slave DLL, DLLDEL, which takes a primary clock input and generates a 90-degree shifted clock output to drive the clocking structure. This is useful in an edge-aligned Generic DDR interface, where 90-degree clocking needs to be created. Not all primary clock inputs have associated DLLDEL control. Figure 2.11 shows DDRDLL connectivity to a DLLDEL block (connectivity to DQSBUF blocks is similar).






Figure 2.11. DLLDEL Functional Diagram

Each DDRDLL can generate a delay value based on the reference clock frequency. The slave DLLs (DQSBUF and DLLDEL) use the value (code) to either create phase shifted inputs from the DDR memory or create a 90 degree shifted clock. Figure 2.12 shows the connections between the DDRDLL and the slave DLLs.




Figure 2.12. CrossLink-NX DDRDLL Architecture

2.4. SGMII Clock Data Recovery (CDR)

The CrossLink-NX device includes two hardened CDR (Clock & Data Recovery) components. The CDRs enable SGMII (Serial Gigabit Media Independent Interface) solutions. There are three main blocks in each CDR: the CDR, deserializer, and FIFO. Each CDR features two loops. The first loop is locked to the reference clock. Once locked, the loop switches to the data path loop where the CDR tracks the data signals to generate the correcting signals needed to achieve and maintain phase lock with the data. The data is then passed through a deserializer which deserialize the data to 10-bit parallel data. The 10-bit parallel data is then sent to the FIFO bridge which allows the CDR to interface with the rest of the FPGA.

Figure 2.13 shows a block diagram of the SGMII CDR IP.

The two hardened blocks are located at the bottom left of the chip and uses the high speed I/O Bank 5 for the differential pair input. It is recommended that the reference clock should be entered through a GPIO that has connection to the PLL on the lower left corner as well.

This feature is only available in the commercial and industrial grade devices.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



For more information about how to implement the hardened CDR for your SGMII solution, refer to the SGMII and Gb Ethernet PCS IP Core (FPGA-IPUG-02077).




Figure 2.13. SGMII CDR IP

2.5. sysMEM Memory

CrossLink-NX devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18 kb RAM with memory core, dedicated input registers and output registers as well as optional pipeline registers at the outputs. Each EBR includes functionality to support true dual-port, pseudo dual-port, single-port RAM, ROM and built in FIFO. In CrossLink-NX, unused EBR blocks is powered down to minimize power consumption.

2.5.1. sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as listed in Table 2.4. FIFOs can be implemented using the built in read and write address counters and programmable full, almost full, empty and almost empty flags. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with 18-bit and 36-bit data widths. For more information, refer to Memory User Guide for Nexus Platform (FPGA-TN-02094).

EBR also provides a build in ECC engine in select speed grades (see Ordering Information). The ECC engine supports a write data width of 32 bits and it can be cascaded for larger data widths such as x64. The ECC parity generator creates and stores parity data for each 32-bit word written. When a read operation is performed, it compares the data with its associated parity data and report back if any Single Event Upset (SEU) event has disturbed the data. Any single bit data disturb is automatically corrected at the data output. In addition, two dedicated error flags indicate if a single-bit or two-bit error has occurred.



Table 2.4. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	16,384 × 1
	8,192 × 2
	4,096 × 4
	2,048 × 9
	1,024 × 18
	512 × 36
True Dual Port	16,384 × 1
	8,192 × 2
	4,096 × 4
	2,048 × 9
	1,024 × 18
Pseudo Dual Port	16,384 × 1
	8,192 × 2
	4,096 × 4
	2,048 × 9
	1,024 × 18
	512 × 36

2.5.2. Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports (except ECC mode, which only supports a write data width of 32 bits). The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

2.5.3. RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

2.5.4. Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

2.5.5. Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

2.5.6. Memory Output Reset

The EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B, respectively. The Global Reset (GSRN) signal can reset both ports. The output data latches and associated resets for both ports are as shown in Figure 2.14. The optional Pipeline Registers at the outputs of both ports are also reset in the same way.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 2.14. Memory Core Reset

For further information on the sysMEM EBR block, see the list of technical documentation in Supplemental Information section.

2.6. Large RAM

The CrossLink-NX device includes additional memory resources in the form of Large Random-Access Memory (LRAM) blocks.

The LRAM is designed to work as Single-Port RAM, Dual-Port RAM, Pseudo Dual-Port RAM, and ROM memories. It is meant to function as additional memory resources for you beyond what is available in the EBR and PFU.

Each individual Large RAM block contains 0.5 Mbits of memory, and has a programmable data width of up to 32 bits. Cascading Large RAM blocks allows data widths of up to 64 bits. Additionally, there is the ability to use either Error Correction Coding (ECC) or byte enable.

2.7. sysDSP

The CrossLink-NX family provides an enhanced sysDSP architecture, making it ideally suited for low-cost, high-performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters, Fast Fourier Transforms (FFT) functions, Correlators, Reed-Solomon/Turbo/Convolution encoders and decoders. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

2.7.1. sysDSP Approach Compared to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. In the CrossLink-NX device family, there are many DSP blocks that can be used to support different data widths. This allows you to use highly parallel implementations of DSP functions. You can optimize DSP performance versus area by choosing appropriate levels of parallelism. Figure 2.15 compares the fully serial implementation to the mixed parallel and serial implementation.






Figure 2.15. Comparison of General DSP and CrossLink-NX Approaches

2.7.2. sysDSP Architecture Features

The CrossLink-NX sysDSP block contains two sysDSP slices. The CrossLink-NX sysDSP Slice has been significantly enhanced to provide functions needed for advanced processing applications. These enhancements provide improved flexibility and resource utilization.

The CrossLink-NX sysDSP block (two sysDSP slices) supports many functions that include the following:

- Symmetry support. The primary target application is wireless. 1D Symmetry is useful for many applications that use FIR filters when their coefficients have symmetry or asymmetry characteristics. The main motivation for using 1D symmetry is cost/size optimization. The expected size reduction is up to 2x.
 - Odd Mode Filter with Odd number of taps
 - Even Mode Filter with Even number of taps
 - Two dimensional (2D) Symmetry Mode Supports 2D filters for mainly video applications
- Dual-multiplier architecture. Lower accumulator overhead to half and the latency to half compared to single multiplier architecture.
- Fully cascadable DSP across slices. Support for symmetric, asymmetric and non-symmetric filters.
- Multiply $(36 \times 36$, two 18×36 , four 18×18 or eight 9×9)
- Multiply Accumulate (supports one 18×36 multiplier result accumulation, two 18×18 multiplier result accumulation or four 9×9 multiplier result accumulation)
- Two Multiplies feeding one Accumulate per cycle for increased processing with lower latency (two 18 × 18 Multiplies feed into an accumulator that can accumulate up to 54 bits)
- Pipeline registers
- 1D Symmetry support. The coefficients of FIR filters have symmetry or negative symmetry characteristics.
 - Odd Mode Filter with Odd number of taps
 - Even Mode Filter with Even number of taps



- 2D Symmetry support. The coefficients of 2D FIR filters have symmetry or negative symmetry characteristics.
 - 3 × 3 and 3 × 5 Internal DSP Slice support
 - 5 × 5 and larger size 2D blocks Semi internal DSP Slice support
- · Flexible saturation and rounding options to satisfy a diverse set of applications situations
- Flexible cascading DSP blocks
 - Minimizes fabric use for common DSP functions
 - Enables implementation of FIR Filter or similar structures using dedicated sysDSP slice resources only
 - Provides matching pipeline registers
 - · Can be configured to continue cascading from one row of sysDSP slices to another for longer cascade chains
- RTL Synthesis friendly synchronous reset on all registers, while still supporting asynchronous reset for legacy users
- Dynamic MUX selection to allow Time Division Multiplexing (TDM) of resources for applications that require processor-like flexibility that enables different functions for each clock cycle

For most cases, as shown in Figure 2.16, the CrossLink-NX sysDSP block is backwards-compatible with the LatticeECP3™ sysDSP block, such that, legacy applications can be targeted to CrossLink-NX sysDSP. Figure 2.16 shows the diagram of sysDSP block.




Figure 2.16. CrossLink-NX DSP Functional Block Diagram

The CrossLink-NX sysDSP block supports the following basic elements.

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Summation)



Table 2.5 shows the capabilities of CrossLink-NX sysDSP block versus the above functions.

Table 2.5. Maximum Number of Elements in a sysDSP block

Width of Multiply	х9	x18	x36
MULT	8	4	1
MAC	2	2	_
MULTADDSUB	2	2	_
MULTADDSUBSUM	2	2	_

Some options are available in the four elements. The input register in all the elements can be directly loaded or can be loaded as a shift register from previous operand registers. By selecting *dynamic operation*, the following operations are possible:

- In the Add/Sub option, the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.

For further information, refer to sysDSP User Guide for Nexus Platform (FPGA-TN-02096).

2.8. Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysI/O buffers and pads.

On all CrossLink-NX devices, two adjacent PIO can be combined to provide a complementary output driver pair.

2.9. Programmable I/O Cell (PIC)

The programmable I/O cells (PIC) provides I/O function and necessary gearing logic associated with PIO. CrossLink-NX consists of base PIC and gearing PIC.

Base PICs contain three blocks: an input register block, output register block, and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic. Base PICs cover the top and left/right bank. Gearing PICs contain gearing logic and edge monitor used for locating the center of data window. Gearing PICs cover the bottom banks to support DDR operation.






Figure 2.17. Group of Two High Performance Programmable I/O Cells




Figure 2.18. Wide Range Programmable I/O Cells



2.9.1. Input Register Block

The input register blocks for the PIO on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition, the input register blocks for the PIO on the bottom edges include built-in FIFO logic to interface to DDR and LPDDR memory.

The Input register block on the bottom side includes gearing logic and registers to implement IDDRX1, IDDRX2, IDDRX4, IDDRX5 gearing functions. With two PICs sharing the DDR register path, it can also implement the IDDRX71 function used for 7:1 LVDS interfaces. It uses three sets of registers – shift, update, and transfer to implement gearing and the clock domain transfer. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. For more information on gearing function, refer to CrossLink-NX High-Speed I/O Interface (FPGA-TN-02097).

Input FIFO

The CrossLink-NX PIO has a dedicated input FIFO per single-ended pin for input data register for DDR Memory interfaces. The FIFO resides before the gearing logic. It transfers data from DQS domain to continuous ECLK domain. On the Write side of the FIFO, it is clocked by DQS clock, which is the delayed version of the DQS Strobe signal from DDR memory. On the Read side of FIFO, it is clocked by ECLK. ECLK may be any high-speed clock with identical frequency as DQS (the frequency of the memory chip). Each DQS group has one FIFO control block. It distributes FIFO read/write pointers to every PIC in same DQS group. DQS Grouping and the DQS Control Block is described in DDR Memory Support section.

Table 2.6. Input Block Port Description

Name	Туре	Description
D	Input	High Speed Data Input
Q[1:0]/Q[3:0]/Q[6:0]/Q[7:0]/Q[9:0]	Output	Low Speed Data to the device core
RST	Input	Reset to the Output Block
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQS	Input	Clock from DQS control Block used to clock DDR memory data
ALIGNWD	Input	Data Alignment signal from device core.

Figure 2.19 shows the input register block for the PIO on the top, left, and right edges.





Figure 2.19. Input Register Block for PIO on Top, Left, and Right Sides of the Device

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Figure 2.20 shows the input register block for the PIO located on the bottom edge.



*For 7:1 LVDS interface only. It is required to use PIO pair pins (PIOA/B or PIOC/D).

Figure 2.20. Input Register Block for PIO on Bottom Side of the Device

2.9.2. Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysl/O buffers.

The CrossLink-NX output data path has programmable registers and output gearing logic. On the bottom side, the output register block can support 1x, 2x, x4, x5, and 7:1 gearing enabling high speed DDR and DDR memory interfaces. On the top, left, and right sides, the banks support 1x gearing. The CrossLink-NX output data path diagram is shown in Figure 2.21. The programmable delay cells are also available in the output data path.

For a detailed description of the output register block modes and usage, you can refer to CrossLink-NX High-Speed I/O Interface (FPGA-TN-02097).





Figure 2.21. Output Register Block on Top, Left, and Right Sides





*For 7:1 LVDS interface only. It is required to use PIO pair pins PIOA/B.

Figure 2.22. Output Register Block on Bottom Side

Table 2.7. Output Block Port Description

Name	Туре	Description
Q	Output	High Speed Data Output
D	Input	Data from core to output SDR register
Q[1:0]/Q[3:0]/Q[6:0]/Q[7:0]/Q[9:0]	Input	Low Speed Data from device core to output DDR register
RST	Input	Reset to the Output Block
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output

2.10. Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysl/O buffers. The block contains a register for SDR operation. In SDR, the TD input feeds one of the flip-flops that then feeds the output. In DDR, operations used mainly for DDR memory interfaces can be implemented on the bottom side of the device. Here, two inputs feed the tri-state registers clocked by both ECLK and SCLK.

Figure 2.23 and Figure 2.24 show the Tri-state Register Block functions on the device. For a detailed description of the tri-state register block modes and usage, you can refer to CrossLink-NX High-Speed I/O Interface (FPGA-TN-02097).




Figure 2.23. Tri-state Register Block on Top, Left, and Right Sides

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 2.24. Tri-state Register Block on Bottom Side

Table 2.8. Tri-state Block Port Description

Name	Туре	Description	
TD	Input	Tri-state Input to Tri-state SDR Register	
RST	Input	Reset to the Tri-state Block	
T[1:0]	Input	Tri-state input to TSHX2 function	
SCLK	Input	Slow Speed System Clock	
ECLK	Input	High Speed Edge Clock	
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output	
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output	
TQ	Output	Output of the Tri-state block	

2.11. DDR Memory Support

2.11.1. DQS Grouping for DDR Memory

Certain PICs have additional circuitry to allow the implementation of high-speed source synchronous and DDR3/DDR3L, LPDDR2 or LPDDR3 memory interfaces. The support varies by the edge of the device as detailed below.

PICs on the bottom side have fully functional elements supporting DDR3/DDR3L, LPDDR2, or LPDDR3 memory interfaces. Every 16 PIO on the bottom side are grouped into one DQS group, as shown in Figure 2.25. Within each DQS group, there are two pre-placed pins for DQS and DQS# signals. The rest of the pins in the DQS group can be used as DQ signals and DM signal. The number of pins in each DQS group bonded out is package dependent. DQS groups with less than 11 pins bonded out can only be used for LPDDR2/3 Command/ Address busses. In DQS groups with more than 11 pins bonded out, up to two pre-defined pins are assigned to be used as virtual VCCIO, by driving them high to make extra connections to the VCCIO power supply. These soft connections to VCCIO help reduce SSO noise. For details, refer to CrossLink-NX High-Speed I/O Interface (FPGA-TN-02097).






Figure 2.25. DQS Grouping on the Bottom Edge

2.11.2. DLL Calibrated DQS Delay and Control Block (DQSBUF)

To support DDR memory interfaces (DDR3/DDR3L, LPDDR2/3), the DQS strobe signal from the memory must be used to capture the data (DQ) in the PIC registers during memory reads. This signal is output from the DDR memory device aligned to data transitions and must be time shifted before it can be used to capture data in the PIC. This time shift is achieved by using the DQSBUF programmable delay line in the DQS Delay Block (DQS read circuit). The DQSBUF is implemented as a slave delay line and works in conjunction with a master DDRDLL.

This block also includes a slave delay line to generate delayed clocks used during writes to generate DQ and DQS with correct phases within one DQS group. There is a third delay line inside this block used to provide write leveling for DDR write if needed.

Each of the read and write side delays can be dynamically shifted using margin control signals from the core logic. The FIFO Control Block included here generates the Read and Write Pointers for the FIFO inside the Input Register Block. These pointers are generated to control the DQS to ECLK domain crossing using the FIFO module.






Figure 2.26. DQS Control and Delay Block (DQSBUF)

Table 2.9. DQSBUF Port List Description

Name	Туре	Description
DQS	Input	DDR memory DQS strobe
READ[1:0]	Input	Read Input from DDR Controller
READCLKSEL[2:0]	Input	Read pulse selection
SCLK	Input	Slow System Clock
ECLK	Input	High Speed Edge Clock (same frequency as DDR memory)
RDLOADN, RDMOVE, RDDIRECTION	Input	Dynamic Margin Control ports for Read delay
WRLOADN, WRMOVE, WRDIRECTION	Input	Dynamic Margin Control ports for Write delay
DELAYCODE_I[8:0]	Input	Dynamic Delay Control
WRITE_LEVELING_LOADN, WRITE_LEVELING_DIRECTION, WRITE_LEVELING_MOVE	Input	Write Leveling Control
DQSR90	Output	90 delay DQS used for Read
DQSW270	Output	90 delay clock used for DQ Write
DQSW	Output	Clock used for DQS Write
RDPNTR[2:0]	Output	Read Pointer for IFIFO module
WRPNTR[2:0]	Output	Write Pointer for IFIFO module
DATAVALID	Output	Signal indicating start of valid data
BURSTDET	Output	Burst Detect indicator
RD_COUT	Output	Read Count
WR_COUT	Output	Write Count
DELAYCODE_O[8:0]	Output	Dynamic Delay Control



2.12. sysI/O Buffer

Each I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysI/O buffers allow you to implement a wide variety of standards that are found in today's systems including LVDS, HSUL, SSTL Class I and II, LVCMOS, LVTTL, and MIPI.

The CrossLink-NX family contains multiple Programmable I/O Cell (PIC) blocks. Each PIC contains two Programmable I/O, PIOA and PIOB. Each PIO includes a sysI/O buffer and I/O logic. Two adjacent PIO can be joined to provide a differential I/O pair referred to as True and Comp, where True Pad is associated with the positive side of the differential I/O, and the complement with the negative.

The top, left and right side banks support I/O standards from 3.3 V to 1.0 V while the bottom supports I/O standards from 1.8 V to 1.0 V. Every pair of I/O on the bottom bank also have a true LVDS and SLVS Tx Driver. In addition, the bottom bank supports single-ended input termination. Both static and dynamic termination are supported. Dynamic termination is used to support the DDR/LPDDR interface standards. For more information about DDR implementation in I/O Logic and DDR memory interface support, refer to CrossLink-NX High-Speed I/O Interface (FPGA-TN-02097).

2.12.1. Supported sysI/O Standards

CrossLink-NX sysI/O buffers support both single-ended differential and differential standards. Single-ended standards can be further subdivided into internally ratioed standards such as LVCMOS, LVTTL, and externally referenced standards such as HSUL and SSTL. The buffers support the LVTTL, LVCMOS 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V standards. Differential standards supported include LVDS, SLVS, differential LVCMOS, differential SSTL, and differential HSUL. For better support of video standards, subLVDS and MIPI_D-PHY are also supported. Table 2.10 and Table 2.11 provide a list of sysI/O standards supported in CrossLink-NX devices.

Table 2.10. Single-Ended I/O Standards

Standard	Input	Output	Bi-directional
LVTTL33	Yes	Yes	Yes
LVCMOS33	Yes	Yes	Yes
LVCMOS25	Yes	Yes	Yes
LVCMOS18	Yes	Yes	Yes
LVCMOS15	Yes	Yes	Yes
LVCMOS12	Yes	Yes	Yes
LVCMOS10	Yes	No	No
HTSL15 I	Yes	Yes	Yes
SSTL 15 I	Yes	Yes	Yes
SSTL 135 I	Yes	Yes	Yes
HSUL12	Yes	Yes	Yes
LVCMOS18H	Yes	Yes	Yes
LVCMOS15H	Yes	Yes	Yes
LVCMOS12H	Yes	Yes	Yes
LVCMOS10H	Yes	Yes	Yes
LVCMOS10R	Yes	_	Yes ¹

Note:

Output supported by LVCMOS10H.




Table 2.11. Differential I/O Standards

Standard	Input	Output	Bi-directional
LVDS	Yes	Yes	Yes
SUBLVDS	Yes	No	_
SLVS	Yes	Yes	_
SUBLVDSE	_	Yes	_
SUBLVDSEH	_	Yes	_
LVDSE	_	Yes	_
MIPI_D-PHY	Yes	Yes	Yes
HSTL15D_I	Yes	Yes	Yes
SSTL15D_I	Yes	Yes	Yes
SSTL15D_II	Yes	Yes	Yes
SSTL135D_I	Yes	Yes	Yes
SSTL135D_II	Yes	Yes	Yes
HSUL12D	Yes	Yes	Yes
LVTTL33D		Yes	_
LVCMOS33D		Yes	_
LVCMOS25D	_	Yes	_

2.12.2. sysI/O Banking Scheme

CrossLink-NX devices have up to eight banks in total. For 40K device, there are one bank on top, two banks each at left and right side of device, and three on the bottom side of device. For 17k device, one bank on top, one on right side and three on the bottom side of device. The higher density CrossLink-NX device has more pins in each bank. Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 support up to VCCIO 3.3 V while Bank 3, Bank 4, and Bank 5 support up to VCCIO 1.8 V. In addition, Bank 3, Bank 4, and Bank 5 support two VREF inputs for flexibility to receive two different referenced input levels on the same bank. Figure 2.27 shows the location of each bank.





*Note: Bank not available in LIFCL-17.

Figure 2.27. sysI/O Banking

Typical sysI/O Behavior During Power-up

The internal Power-On-Reset (POR) signal is deactivated when V_{CC} and V_{CCAUX} have reached satisfactory levels. After the POR signal is deactivated the FPGA core logic becomes active. It is your responsibility to ensure that all other V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. For more information about controlling the output logic state with valid input logic levels during power-up in CrossLink-NX devices, see the list of technical documentation in Supplemental Information section.

 V_{CC} and V_{CCAUX} supply the power to the FPGA core fabric, whereas V_{CCIO} supplies power to the I/O buffers. In order to simplify the system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. For the different power supply voltage levels supported by the I/O banks, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for detailed information.

VREF1 and VREF2

Bank 3, Bank 4, and Bank 5 can support two separate VREF input voltages, VREF1, and VREF2. To assign a VREF driver, use IO_Type = VREF1_DRIVER or VREF2_DRIVER. To assign VREF to a buffer, use VREF1_LOAD or VREF2_LOAD.

SysI/O Standards Supported by I/O Bank

All banks can support multiple I/O standards under the VCCIO rules discussed above. Table 2.12 and Table 2.13 summarize the I/O standards supported on various sides of the CrossLink-NX device.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



Table 2.12. Single-Ended I/O Standards Supported on Various Sides

Standard	Тор	Left ¹	Right	Bottom
LVTTL33	Yes	Yes	Yes	_
LVCMOS33	Yes	Yes	Yes	_
LVCMOS25	Yes	Yes	Yes	_
LVCMOS18	Yes	Yes	Yes	_
LVCMOS15	Yes	Yes	Yes	_
LVCMOS12	Yes	Yes	Yes	_
LVCMOS10	Yes	Yes	Yes	_
LVCMOS18H	1	1	1	Yes
LVCMOS15H	1	1	1	Yes
LVCMOS12H	1	1	1	Yes
LVCMOS10H	1	1	1	Yes
LVCMOS10R	1	1	1	Yes
HTSL15 I	1	1	1	Yes
SSTL 15 I, II				Yes
SSTL 135 I, II	-	-	-	Yes
HSUL12	_	_	_	Yes

Note:

1. Left bank is not available in LIFCL-17.

Table 2.13. Differential I/O Standards Supported on Various Sides

Standard	Тор	Left ¹	Right	Bottom
LVDS	_	_	_	Yes
SUBLVDS	_	_	_	Yes
SLVS	_	_	_	Yes
SUBLVDSE	Yes	Yes	Yes	_
SUBLVDSEH	_	_	_	Yes
LVDSE	Yes	Yes	Yes	_
MIPI_D-PHY	_	_	_	Yes
HSTL15D_I	_	_	_	Yes
SSTL15D_I	_	_	_	Yes
SSTL15D_II	_	_	_	Yes
SSTL135D_I	_	_	_	Yes
SSTL135D_II	_	_	_	Yes
HSUL12D	_	_	_	Yes
LVTTL33D	Yes	Yes	Yes	_
LVCMOS33D	Yes	Yes	Yes	_
LVCMOS25D	Yes	Yes	Yes	_

Note:

1. Left bank is not available in LIFCL-17.

Hot Socketing

CrossLink-NX devices have been carefully designed to ensure predictable behavior during power-up and power-down. During power-up and power-down sequences, the I/O remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled within specified limits. Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 wide range I/O (excluding MCLK/MCSN/MOSI/INITN/DONE) are hot socketable. Bank 3, Bank 4, and Bank 5 do not support hot socketing.



2.12.3. sysI/O Buffer Configurations

This section describes the various sysl/O features available on the CrossLink-NX device. Refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for detailed information.

2.13. Analog Interface

In select speed grades, the CrossLink-NX family provides an analog interface, consisting of two Analog to Digital Convertors (ADC), three continuous time comparators and an internal junction temperature monitoring diode. See Ordering Information for more details. The two ADCs can sample the input sequentially or simultaneously.

2.13.1. Analog to Digital Converters

The Analog to Digital Convertor is a 12-bit, 1 MSPS SAR (Successive Approximation Register) architecture converter. The ADC supports both continuous and single shot conversion modes.

Each ADC input can be selected among eight GPIO (General Purpose I/O) input pairs, one designated analog input pair, and three internal signals used to monitor voltage rails or an internal junction temperature sensing diode. The input signal can be converted in either uni-polar or bi-polar mode.

The reference voltage is selectable between the 1.2 V internal reference generator and an external reference. The ADC can convert up to a 1.8 V input signal with a 1.8 V external reference voltage. The ADC has an auto-calibration function which calibrates the gain and offset.

2.13.2. Continuous Time Comparators

The continuous-time comparator can be used to monitor a dedicated input pair or a GPIO input pair. The output of the comparator is provided as continuous and latched outputs.

2.13.3. Internal Junction Temperature Monitoring Diode

On-die junction temperature can be monitored using the internal junction temperature monitoring diode. The PTAT (proportional to absolute temperature) diode voltage can be monitored by the ADC to provide a digital temperature readout. Refer to ADC User Guide for Nexus Platform (FPGA-TN-02129) for more details.

2.14. IEEE 1149.1-Compliant Boundary Scan Testability

All CrossLink-NX devices contain various ports that can be used for configuration, including a Test Access Port (TAP). This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/O: TDI, TDO, TCK, and TMS. The test access port uses VCCIO1 for power supply. The test access port is supported for VCCIO1 = 1.8 V - 3.3 V.

For more information, refer to sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099).



2.15. Device Configuration

All CrossLink-NX devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration, and the sysCONFIG port, support serial, quad, and byte configuration. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. JTAG_EN is the only dedicated configuration pin. *PPROGRAMN/INITN/DONE* are enabled by default, but can be turned into GPIO. The remaining sysCONFIG pins are used as dual function pins. Refer to sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099) for more information about using the dual-use pins as general purpose I/O.

There are various ways to configure a CrossLink-NX device:

- JTAG (TAP)
- Master Serial Peripheral Interface (SPI) to load from external SPI flash using x1, x2, or x4 (QSPI) interfaces.
- Inter-Integrated Circuit Bus (I²C)
- Improved Inter-Integrated Circuit Bus (I3C)
- Slave SPI from a system host
- Lattice Memory Mapped Interface (LMMI), refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for more details.
- JTAG, SSPI, MSPI, I²C, and I3C are supported for VCCIO = 1.8 V 3.3 V

On power-up, based on the voltage level (high or low) of the PROGRAMN pin, the FPGA SRAM is configured by the appropriate sysCONFIG port. If PROGRAMN pin is *low*, the FPGA is in Slave configuration mode (Slave SPI, Slave I²C or Slave I3C) and is waiting for the correct Slave Configuration port activation key. PROGRAMN must be driven high within 50 ns of the end of transmission of the Slave Configuration port activation key, that is, the deassertion of SCSN. If no slave port is declared active before the PROGRAMN pin is sensed HIGH, the FPGA is in Master SPI booting mode. In Master SPI booting mode, the FPGA boots from an external SPI flash. Once a configuration port is activated, it remains active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by enabling the JTAG_EN pin and sending the appropriate command through the TAP port.

2.15.1. Enhanced Configuration Options

CrossLink-NX devices have enhanced configuration features such as:

- Early I/O release
- Bitstream Decryption
- Decompression Support
- Watchdog Timer support
- Dual and Multi-boot image support

Early I/O Release is a new configuration feature in which certain I/O banks are released earlier so that customer systems have minimal disruption. For more details, refer to sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099).

Watchdog Timer is a new configuration feature that helps you add a programmable timer option for timeout applications.

Dual-Boot and Multi-Boot Image Support

Dual-boot and multi-boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the CrossLink-NX devices can be re-booted from this new configuration file. If there is a problem, such as corrupt data during download or incorrect version number with this new boot image, the CrossLink-NX device can revert back to the original backup golden configuration and try again. This all can be done without power cycling the system. For more information, refer to sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099).



2.16. Single Event Upset (SEU) Handling

CrossLink-NX devices are unique in that the underlying technology used to build these devices is much more robust and less prone to soft errors.

CrossLink-NX devices have an improved, hardware implemented, Soft Error Detection (SED) circuit which can be used to detect SRAM errors so they can be corrected. There are two layers of SED implemented in CrossLink-NX making it more robust and reliable.

The SED hardware in CrossLink-NX devices is part of the Configuration block. The SED module in CrossLink-NX is an enhanced version as compared to the SED modules implemented in other Lattice devices. The configuration data is divided into frames so that the entire FPGA can be programmed precisely with ease. The SED hardware reads data from the FPGAs configuration memory and performs an Error Correcting Code (ECC) calculation on every frame of configuration data (see Figure 2.1). Once an error is detected, a notification is generated and SED resumes operation. For single bit errors, the corrected value is rewritten to the particular frame using ECC information. If more than one-bit error is detected within one frame of configuration data, an error message is generated. CrossLink-NX devices also have dedicated logic to perform Cycle Redundancy Code (CRC) checks for the entire bitstream, which runs in parallel along with ECC.

After the ECC is calculated on all frames of configuration data, CRC is calculated and checked for the entire bitstream. ECC and CRC checks do not include the contents of RAMs (EBR, Large RAM, and distributed RAM).

For further information on SED support, refer to Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform (FPGA-TN-02076).

2.17. On-Chip Oscillator

The CrossLink-NX device features two on board oscillators. Both Oscillators are controlled with internally generated current.

The low frequency oscillator (LFOSC) is tailored for low power operation and runs at a nominal frequency of 128 kHz. The LFOSC always runs and can be used to perform always on functions with the lowest possible power. The high frequency oscillator (HFOSC) runs at a nominal frequency of 450 MHz, but can be divided down to a range of 256 MHz to 2 MHz by user attributes.

2.18. User I²C IP

The CrossLink-NX device has one hard I²C interface, which can be configured either as a master (controller) or a slave (responder). The pins for the I²C interface are pre-assigned.

The interface core has the option to delay the either the input or the output data (SDA), or both, by 50 ns nominal, using dedicated on-chip delay elements. This provides an easier interface to any external I²C components. In addition, 50 ns glitch filters are available for both SDA and SCL.

When the IP interface is configured as master (controller), it is able to control other devices on the I^2C bus through the pre-assigned pins. When the core is configured as a slave (responder), the device is able to provide, for example, I/O expansion to an I^2C master (controller). The I^2C core supports the following functionality:

- Master (controller) and Slave (responder) operation
- 7-bit and 10-bit addressing
- Multi-master (controller) arbitration support
- Clock stretching
- Up to 1 MHz data transfer speed (Standard-Mode, Fast-Mode, Fast-Mode Plus)
- General Call support
- Optional receive and transmit data FIFOs with programmable sizes
- Optionally 50 ns delay on input or output data (SDA), or both
- Hard-Connection and Programmable I/O Connection Support
- Programmable to a mode compliant with I3C requirements on legacy I²C Slave Devices.
- Fast-Mode and Fast-Mode Plus Support



- Disabled Clock Stretching
- 50 ns SCL and SDA Glitch Filters
- Programmable 7-bit Address

For further information on the User I²C, refer to I²C Hardened IP User Guide for Nexus Platform (FPGA-TN-02142).

2.19. Trace ID

Each CrossLink-NX device contains a unique (per device) TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the SPI, I²C, or JTAG interfaces. For further information on TraceID, refer to Using TraceID (FPGA-TN-02084).

2.20. Density Shifting

The CrossLink-NX family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a low utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization impact the likelihood of success in each case. An example is that some user I/O may become No Connects in smaller devices in the same package. Refer to the CrossLink-NX Pin Migration Tables and Lattice Radiant software for specific restrictions and limitations.

2.21. MIPI D-PHY Blocks

The top side of the device includes two hardened MIPI D-PHYs. The hardened D-PHY can be configured to support either Camera Serial Interface (CSI-2) or Display Serial Interface (DSI) applications as either transmitter or receiver. Below is a summary of the features supported by the hardened D-PHYs.

- Transmit and receive compliant to the MIPI Alliance D-PHY specification version 1.2
- High-Speed (HS) and Low-Power (LP) mode support (including build-in contention detection)
- Supports continuous clock mode or low power (non-continuous) clock mode
- Up to 10 Gbps per D-PHY (2500 Mbps data rate per lane)
- Supports up to 4 data lanes and one clock lane per hardened D-PHY

CrossLink-NX's programmable I/O can also be configured as soft MIPI D-PHYs. The soft D-PHY can be configured to support either Camera Serial Interface (CSI-2) or Display Serial Interface (DSI) applications as either transmitter or receiver. Below is a summary of the features supported by the soft D-PHY.

- Transmit and receive compatible to the MIPI Alliance D-PHY specification version 1.1
- High-Speed (HS) and Low-Power (LP) mode support (does not support contention detection)
- Supports continuous clock mode or low power (non-continuous) clock mode
- Up to 6 Gbps per port (1500 Mbps data rate per lane) in 121 csfBGA package
- Up to 5 Gbps per port (1250 Mbps data rate per lane) in other packages
- Supports up to four data lanes and one clock lane per port



2.22. Peripheral Component Interconnect Express (PCIe)

The CrossLink-NX-40 Device features one lane of hardened PCIe on the top side of the device. The PCIe block implements all three layers defined by the PCI Express Specification: Physical, Data Link, and Transaction as shown in Figure 2.28. Below is a summary of the features supported by the PCIe block:

- Gen 1 (2.5 Gbps) and Gen 2 (5.0 Gbps) speed
- PCIe Express Base Specification 3.0 compliant including compliance with earlier PCI Express Specifications
- Multi-function support with up to four physical functions
- Endpoint and root complex support
- Type 0 Configuration Registers in Endpoint Mode
- Complete Error-Handling Support
- 32-bit Core Data Width
- Many power management features including power budgeting




Figure 2.28. PCIe Core

The hardened PCIe block can be instantiated with the primitive *PCIe* through Lattice Radiant software however, it is not recommended to directly instantiate the PCIe primitive itself. It is highly recommended to generate the PCIe Endpoint Soft IP through the Radiant IP Catalog and IP Block Wizard instead. In Figure 2.29, the PCIe core is configured as an Endpoint using a soft IP wrapper that provides useful functions such as bridging support for bus interfaces and DMA applications. In addition to the standard Transaction Layer Packet (TLP) interface, the data interface can also be configured to be AXI4 or AHB-Lite as well. The PCIe hardened block also features a register interface for LMMI and User Configuration Space Register Interface (UCFG). The PCIe block has many registers which contain information about the current status of the PCIe block as well as the capability to dynamically switch PCIe settings. One easy way to access these registers is through the Reveal Controller Tool.

For more information about the PCIe soft IP, refer to the PCIe Endpoint IP Core document.






Figure 2.29. PCIe Soft IP Wrapper

2.23. Cryptographic Engine

The CrossLink-NX family of devices support several cryptographic features that helps customer secure their design. Some of the key cryptographic features include Advanced Encryption Standard (AES), Hashing Algorithms and true random number generator (TRNG). The CrossLink-NX device also features bitstream encryption (using AES-256), used for protecting confidential FPGA bitstream data, and bitstream authentication (using ECDSA), which maintains bitstream integrity and protects the FPGA design bitstream from copying and tampering.

The Cryptographic Engine (CRE) is the main engine, which is responsible for the bitstream encryption as well as authentication of the CrossLink-NX device. Once the bitstream is authenticated and the device is ready for user functions, the CRE is available for you to implement various cryptographic functions in your FPGA design. To enable specific cryptographic function, the CRE has to be configured by setting a few registers.

The Cryptographic Engine supports the below user-mode features:

- True Random Number generator (TRNG)
- Secure Hashing Algorithm (SHA)-256 bit
- Message authentication codes (MACs) HMAC
- Lattice Memory Mapped Interface (LMMI) interface to user logic
- High Speed Port (HSP) for FIFO-based streaming data transfer






Figure 2.30. Cryptographic Engine Block Diagram



DC and Switching Characteristics for Commercial and Industrial

All specifications in this Chapter are characterized within recommended operating conditions unless otherwise specified.

3.1. Absolute Maximum Ratings

Table 3.1. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
V _{CC} , V _{CCECLK}	Supply Voltage	-0.5	1.10	V
V _{CCAUX} , V _{CCAUXA} , V _{CCAUXH3} , V _{CCAUXH4} , V _{CCAUXH5}	ссаихнз, Vссаихн4,		1.98	V
V _{CCIO0, 1, 2, 6, 7}	I/O Supply Voltage	-0.5	3.63	V
V _{CCIO3, 4, 5}	I/O Supply Voltage	-0.5	1.98	V
V _{CCPLL_DPHY0, 1}	Hardened D-PHY PLL Supply Voltage	-0.5	1.10	V
V _{CCPLLSD0}	SerDes Block PLL Supply Voltage	-0.5	1.98	V
V _{CCA_DPHY0, 1}	Analog Supply Voltage for Hardened D-PHY	-0.5	1.98	V
V _{CC_DPHY0, 1}	Digital Supply Voltage for Hardened D-PHY	-0.5	1.10	V
V _{CCSD0}	SerDes Supply Voltage	-0.5	1.10	V
V _{CCADC18}	ADC Block 1.8 V Supply Voltage	-0.5	1.98	V
V _{CCAUXSD}	SerDes and AUX Supply Voltage	-0.5	1.98	V
_	Input or I/O Voltage Applied, Bank 0, Bank 1,Bank 2, Bank 6, Bank 7	-0.5	3.63	V
_	Input or I/O Voltage Applied, Bank 3, Bank 4, Bank 5	-0.5	1.98	V
_	Voltage Applied on SerDes Pins	-0.5	1.98	V
T _A	Storage Temperature (Ambient)	-65	+150	°C
Tı	Junction Temperature	_	+125	°C

Notes:

- 1. Stress above those listed under the *Absolute Maximum Ratings* may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- 2. Compliance with the Lattice Thermal Management document is required.
- 3. All voltages referenced to GND.
- 4. All V_{CCAUX} should be connected on PCB.



3.2. Recommended Operating Conditions^{1, 2, 3}

Table 3.2. Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
V _{CC} , V _{CCECLK}	Core Supply Voltage	V _{CC} = 1.0	0.95	1.00	1.05	V
V _{CCAUX}	Auxiliary Supply Voltage	Bank 0, Bank 1, Bank 2, Bank 6, Bank 7	1.746	1.80	1.89	V
V _{CCAUXH3/4/5}	Auxiliary Supply Voltage	Bank 3, Bank 4, Bank 5	1.746	1.80	1.89	V
V _{CCAUXA}	Auxiliary Supply Voltage for core logic	_	1.746	1.80	1.89	V
		V _{CCIO} = 3.3 V, Bank 0, Bank 1, Bank 2, Bank 6, Bank 7	3.135	3.30	3.465	V
		V _{CCIO} = 2.5 V, Bank 0, Bank 1, Bank 2, Bank 6, Bank 7	2.375	2.50	2.625	V
		V _{CCIO} = 1.8 V, All Banks	1.71	1.80	1.89	V
V_{CCIO}	I/O Driver Supply Voltage	V _{CCIO} = 1.5 V, All Banks ⁴	1.425	1.50	1.575	V
		V _{CCIO} = 1.35 V, All Banks (For DDR3L Only)	1.2825	1.35	1.4175	V
		V _{CCIO} = 1.2 V, All Banks ⁴	1.14	1.20	1.26	V
		V _{CCIO} = 1.0 V, Bank 3, Bank 4, Bank 5	0.95	1.00	1.05	V
D-PHY External	Power Supplies					
V _{CCA_D-PHY}	D-PHY Analog Power Supply	_	1.71	1.80	1.89	V
V _{CC_D-PHY}	D-PHY Digital Power Supply	-	0.95	1.00	1.05	V
V _{CCPLL_D-PHY}	D-PHY PLL Power Supply	_	0.95	1.00	1.05	V
ADC External Po	ower Supplies					
V _{CCADC18}	ADC 1.8 V Power Supply	_	1.71	1.80	1.89	V
SerDes Block Ex	ternal Power Supplies					
V_{CCSD0}	Supply Voltage for SerDes Block and SerDes I/O	_	0.95	1.00	1.05	V
V _{CCPLLSD0}	SerDes Block PLL Supply Voltage	_	1.71	1.80	1.89	V
V _{CCAUXSD}	SerDes Block Auxiliary Supply Voltage	_	1.71	1.80	1.89	V
Operating Temp	Operating Temperature					
t _{JCOM}	Junction Temperature, Commercial Operation	_	0	_	85	°C
t _{JIND}	Junction Temperature, Industrial Operation	_	-40	_	100	°C

Notes:

- 1. For correct operation, all supplies must be held in their valid operation voltage range.
- 2. All supplies with same voltage should be from the same voltage source. Proper isolation filters are needed to properly isolate noise from each other.
- 3. Common supply rails must be tied together except SerDes.
- 4. MSPI (Bank0) and JTAG, SSPI, I^2C , and I3C (Bank 1) ports are supported for $V_{CCIO} = 1.8 \text{ V}$ to 3.3 V.



3.3. Power Supply Ramp Rates

Table 3.3. Power Supply Ramp Rates

Symbol	Parameter	Min	Тур	Max	Unit
t _{RAMP}	Power Supply ramp rates for all supplies ¹	0.1	1	50	V/ms

Notes:

- Assumes monotonic ramp rates.
- All supplies need to be in the operating range as defined in Recommended Operating Conditions, when the device has completed configuration and entering into User Mode. Supplies that are not in the operating range needs to be adjusted to faster ramp rate, or you have to delay configuration or wake up.

3.4. Power up Sequence

Power-On-Reset (POR) puts the CrossLink-NX device into a reset state. There is no power up sequence required for the CrossLink-NX device.

Table 3.4. Power-On Reset

Symbol	Parameter	Parameter		Тур	Max	Unit
	Power-On-Reset ramp-up trip	V _{CC}	0.73	_	0.83	V
V_{PORUP}	point (Monitoring V _{CC} , V _{CCAUX} ,	V _{CCAUX}	1.34	_	1.71	V
	V_{CCI00} , and V_{CCI01})	V _{CCIO0} ,V _{CCIO1}	0.89	_	1.05	V
M	Power-On-Reset ramp-up trip	V _{CC}	0.51	_	0.81	V
V_{PORDN}	point (Monitoring V_{CC} and V_{CCAUX})	V _{CCAUX}	1.38	_	1.54	V

3.5. On-Chip Programmable Termination

The CrossLink-NX devices support a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 40 Ω , 50 Ω , 60 Ω , or 75 Ω .
- Common mode termination of 100 Ω for differential inputs.




Figure 3.1. On-Chip Termination

See Table 3.5 for termination options for input modes.



Table 3.5. On-Chip Termination Options for Input Modes

IO_TYPE	Differential Termination Resistor ^{1, 2}	Terminate to V _{CCIO} /2 ^{1, 2}
subLVDS	100, OFF	OFF
SLVS	100, OFF	OFF
MIPI_DPHY	100	OFF
HSTL15D_I	100, OFF	OFF
SSTL15D_I	100, OFF	OFF
SSTL135D_I	100, OFF	OFF
HSUL12D	100, OFF	OFF
LVCMOS15H	OFF	OFF
LVCMOS12H	OFF	OFF
LVCMOS10H	OFF	OFF
LVCMOS12H	OFF	OFF
LVCMOS10H	OFF	OFF
LVCMOS18H	OFF	OFF, 40, 50, 60, 75
HSTL15_I	OFF	50
SSTL15_I	OFF	OFF, 40, 50, 60, 75
SSTL135_I	OFF	OFF, 40, 50, 60, 75
HSUL12	OFF	OFF, 40, 50, 60, 75

Notes:

- TERMINATE to V_{CCIO}/2 (Single-Ended) and DIFFRENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only left and right banks have this feature.
- Use of TERMINATE to V_{CCIO}/2 and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank. On-chip termination tolerance –10%/+60%.

Refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for on-chip termination usage and value ranges.

3.6. Hot Socketing Specifications

Table 3.6. Hot Socketing Specifications for GPIO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	Input or I/O Leakage Current for	0 < V _{IN} < V _{IH} (max)	-1.5	_	1.5	mA
I _{DK}	Wide Range I/O (excluding	0 < V _{cc} < V _{cc} (max)				
MCLK/MCS	MCLK/MCSN/MOSI/INITN/DONE)	$0 < V_{CCIO} < V_{CCIO}$ (max)				
		$0 < V_{CCAUX} < V_{CCAUX}$ (max)				

Notes:

- I_{DK} is additive to I_{PU}, I_{PD}, or I_{BH}.
- Hot socketing specs are defined at a device junction temperature of 85 °C or below. When the device junction temperature is above 85 °C, the I_{DK} current can exceed the above spec.
- Going beyond the hot socketing ranges specified here will cause exponentially higher Leakage currents and potential reliability issues. A total of 64 mA per 8 I/O should not be exceeded.

3.7. ESD Performance

Refer to the CrossLink-NX Product Family Qualification Summary for complete Commercial and Industrial grade qualification data, including ESD performance.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



3.8. DC Electrical Characteristics

Table 3.7. DC Electrical Characteristics - Wide Range

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I _{IL} , I _{IH} ¹	Input or I/O Leakage current (Commercial/Industrial)	0 ≤ V _{IN} ≤ V _{CCIO}	_	_	10	μΑ
I _{IH} ²	Input or I/O Leakage current	$V_{CCIO} \le V_{IN} \le V_{IH} $ (max)	_	_	100	μΑ
I _{PU}	I/O Weak Pull-up Resistor Current	$0 \le V_{IN} \le 0.7 \times V_{CCIO}$	-30	_	-150	μΑ
I _{PD}	I/O Weak Pull-down Resistor Current	V _{IL} (max) ≤ V _{IN} ≤ V _{CCIO}	30	_	150	μΑ
I _{BHLS}	Bus Hold Low Sustaining Current	V _{IN} = V _{IL} (max)	30	_		μΑ
I _{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	-30	_		μΑ
I _{BHLO}	Bus hold low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	150	μΑ
I _{внно}	Bus hold high Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-150	μΑ
V _{BHT}	Bus Hold Trip Points	_	V _{IL} (max)	_	V _{IH} (min)	V

Notes:

- 1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.
- 2. The input leakage current I_{IH} is the worst case input leakage per GPIO when the pad signal is high and also higher than the bank V_{CCIO} . This is considered a mixed mode input.

Table 3.8. DC Electrical Characteristics – High Speed

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I _{IL} , I _{IH} ¹	Input or I/O Leakage	$0 \le V_{IN} \le V_{CCIO}$	_	_	10	μΑ
I _{PU}	I/O Weak Pull-up Resistor Current	$0 \le V_{IN} \le 0.7 \times V_{CCIO}$	-30	_	-150	μΑ
I _{PD}	I/O Weak Pull-down Resistor Current	V _{IL} (max) ≤ V _{IN} ≤ V _{CCIO}	30	_	150	μΑ
I _{BHLS}	Bus Hold Low Sustaining Current	V _{IN} = V _{IL} (max)	30	_	_	μΑ
I _{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	-30	_	_	μΑ
I _{BHLO}	Bus hold low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	150	μΑ
I _{BHHO}	Bus hold high Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-150	μΑ
V _{BHT}	Bus Hold Trip Points	_	V _{IL} (max)	_	V _{IH} (min)	V

Note: Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.

Table 3.9. Capacitors - Wide Range

Symbol	Parameter	Condition	Min	Тур	Max	Unit
C ₁ *	I/O Capacitance ¹	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, \\ V_{CC} = \text{typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{V}$	1	6	-	pF
C ₂ *	Dedicated Input Capacitance ¹	V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = typ., V_{IO} = 0 to V_{CCIO} + 0.2V		6	_	pF

Note:

1. $T_A 25 \, ^{\circ}\text{C}$, f = 1.0 MHz.



Table 3.10. Capacitors - High Performance

Symbol	Parameter	Condition	Min	Тур	Max	Unit
C ₁ ¹	I/O Capacitance ¹	$V_{CCIO} = 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.},$ $V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	1	6	-	pF
C ₂ ¹	Dedicated Input Capacitance ¹	$V_{CCIO} = 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.},$ $V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	-	6	_	pF
C ₃ ¹	D-PHY I/O Capacitance	$V_{CCA_D-PHY} = 1.8 \text{ V}, V_{CC} = \text{typ.}, V_{IO} = 0$ to $V_{CCA_D-PHY} + 0.2 \text{ V}$	-	5	1	pF
C_4^1	SerDes I/O Capacitance	$V_{CCSD0} = 1.0 \text{ V}, V_{CC} = \text{typ.}, V_{IO} = 0 \text{ to}$ $V_{CCSD0} + 0.2 \text{ V}$	1	5	-	pF

Note:

Table 3.11. Single Ended Input Hysteresis – Wide Range

IO_TYPE	VCCIO	TYP Hysteresis
LVCMOS33	3.3 V	250 mV
LVCMOS25	3.3 V	200 mV
LVCWIO323	2.5 V	250 mV
LVCMOS18	1.8 V	180 mV
LVCMOS15	1.5 V	50 mV
LVCMOS12	1.2 V	0
LVCMOS10	1.2 V	0

Table 3.12. Single Ended Input Hysteresis – High Performance

IO_TYPE	VCCIO	TYP Hysteresis
LVCMOS18H	1.8 V	180 mV
IVCMOSIFIL	1.8 V	50 mV
LVCMOS15H	1.5 V	150 mV
LVCMOS12H	1.2 V	0
LVCMOS10H	1.0 V	0
MIPI-LP-RX	1.2 V	>25 mV

3.9. Supply Currents

For estimating and calculating current, use Power Calculator in Lattice Design Software.

This operating and peak current is design dependent, and can be calculated in Lattice Design Software. Some blocks can be placed into low current standby modes. Refer to Power Management and Calculation for CrossLink-NX Devices (FPGA-TN-02075).

^{1.} $T_A 25 \, {}^{\circ}\text{C}$, $f = 1.0 \, \text{MHz}$.



3.10. sysI/O Recommended Operating Conditions

Table 3.13. sysI/O Recommended Operating Conditions

Standard	Support Banks	V _{ccio} (Input)	V _{CCIO} (Output)
Standard		Тур.	Тур.
Single-Ended			
LVCMOS33	0, 1, 2, 6, 7	3.3	3.3
LVTTL33	0, 1, 2, 6, 7	3.3	3.3
LVCMOS25 ^{1, 2}	0, 1, 2, 6, 7	2.5, 3.3	2.5
LVCMOS18 ^{1, 2}	0, 1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	1.8
LVCMOS18H	3, 4, 5	1.8	1.8
LVCMOS15 ^{1, 2}	0, 1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	1.5
LVCMOS15H1	3, 4, 5	1.5, 1.8	1.5
LVCMOS12 ^{1, 2}	0, 1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	1.2
LVCMOS12H1	3, 4, 5	1.2, 1.35 ⁷ , 1.5, 1.8	1.2
LVCMOS10 ¹	0, 1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	_
LVCMOS10H1	3, 4, 5	1.0, 1.2, 1.35 ⁷ , 1.5, 1.8	1.0
LVCMOS10R ¹	3, 4, 5	1.0, 1.2, 1.35 ⁷ , 1.5, 1.8	_
SSTL135_I, SSTL135_II ³	3, 4, 5	1.35 ⁷	1.35
SSTL15_I, SSTL15_II ³	3, 4, 5	1.5 ⁸	1.5 ⁸
HSTL15_I ³	3, 4, 5	1.5 ⁸	1.5 ⁸
HSUL12 ³	3, 4, 5	1.2	1.2
MIPI D-PHY LP Input ⁶	3, 4, 5	1.2	1.2
Differential ⁶	·		
LVDS	3, 4, 5	1.2, 1.35, 1.5, 1.8	1.8
LVDSE ⁵	0, 1, 2, 6, 7	_	2.5
subLVDS	3, 4, 5	1.2, 1.35, 1.5, 1.8	_
subLVDSE ⁵	0, 1, 2, 6, 7	_	1.8
subLVDSEH⁵	3, 4, 5	_	1.8
SLVS ⁶	3, 4, 5	1.0, 1.2, 1.35 ⁷ , 1.5, 1.8 ⁴	1.2, 1.35 ⁷ , 1.5, 1.8 ⁴
MIPI D-PHY ⁶	3, 4, 5	1.2	1.2
LVCMOS33D ⁵	0, 1, 2, 6, 7	_	3.3
LVTTL33D ⁵	0, 1, 2, 6, 7	_	3.3
LVCMOS25D ⁵	0, 1, 2, 6, 7	_	2.5
SSTL135D_I, SSTL135D_II ⁵	3, 4, 5	_	1.35 ⁷
SSTL15D_I, SSTL15D_II ⁵	3, 4, 5	_	1.5
HSTL15D_I⁵	3, 4, 5	_	1.5
HSUL12D ⁵	3, 4, 5	_	1.2

Notes:

- Single-ended input can mix into I/O Banks with V_{CCIO} different from the standard requires due to some of these input standards
 use internal supply voltage source (V_{CC}, V_{CCAUX}) to power the input buffer, which makes them to be independent of V_{CCIO}
 voltage. For more details, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067). The following is a brief guideline to
 follow:
 - a. Weak pull-up on the I/O must be set to OFF.
 - b. Bank 3, Bank 4, and Bank 5 I/O can only mix into banks with V_{CCIO} higher than the pin standard, due to clamping diode on the pin in these banks. Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 does not have this restriction.
 - c. LVCMOS25 uses V_{CCIO} supply on input buffer in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7. It can be supported with V_{CCIO} = 3.3 V to meet the V_{IH} and V_{IL} requirements, but there is additional current drawn on V_{CCIO} . Hysteresis has to be disabled when using 3.3 V supply voltage.
 - d. LVCMOS15 uses V_{CCIO} supply on input buffer in Bank 3, Bank 4, and Bank 5. It can be supported with V_{CCIO} = 1.8 V to meet the V_{IH} and V_{IL} requirements, but there is additional current drawn on V_{CCIO} .



- 2. Single-ended LVCMOS inputs can mixed into I/O Banks with different V_{CCIO}, providing weak pull-up is not used. For additional information on Mixed I/O in Bank V_{CCIO}, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067).
- These inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V_{CCAUXH}
 power supply. These inputs require the V_{REF} pin to provide the reference voltage in the Bank. Refer to sysl/O User Guide for
 Nexus Platform (FPGA-TN-02067) for details.
- 4. All differential inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V_{CCAUXH} power supply. There is no differential input signaling supported in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7.
- 5. These outputs are emulating differential output pair with single-ended output drivers with true and complement outputs driving on each of the corresponding true and complement output pair pins. The common mode voltage, V_{CM}, is ½ × V_{CCIO}. Refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 6. Soft MIPI D-PHY HS using sysl/O is supported with SLVS input and output that can be placed in banks with V_{CCIO} voltage shown in SLVS. D-PHY with HS and LP modes supported needs to be placed in banks with V_{CCIO} voltage = 1.2 V. Soft MIPI D-PHY LP input and output using sysl/O are supported with LVCMOS12.
- 7. $V_{CCIO} = 1.35 \text{ V}$ is only supported in Bank 3, Bank 4, and Bank 5, for use with DDR3L interface in the bank. These Input and Output standards can fit into the same bank with the $V_{CCIO} = 1.35 \text{ V}$.
- LVCMOS15 input uses V_{CCIO} supply voltage. If V_{CCIO} is 1.8 V, the DC levels for LVCMOS15 are still met, but there could be increase
 in input buffer current.

3.11. sysI/O Single-Ended DC Electrical Characteristics

Table 3.14. sysI/O DC Electrical Characteristics - Wide Range I/O

Input/Output		V _{IL}	VIH	1	V _{OL} Max	V _{OH} Min	1 /m ^\	1 /m A)
Standard ²	Min (V)	Max (V)	Min (V)	Max (V)	(V)	(V)	I _{OL} (mA)	I _{OH} (mA)
LVTTL33 LVCMOS33	-	0.8	2.0	3.465 ⁴	0.4	V _{CCIO} – 0.4	2, 4, 8, 12, 16, "50RS" ³	-2, -4, -8, -12, -16, "50RS" ³
LVCMOS25	_	0.7	1.7	3.465 ⁴	0.4	V _{CCIO} – 0.45	2, 4, 8, 10, "50RS" ³	-2, -4, -8, -10, "50RS" ³
LVCMOS18	_	0.35 × V _{CCIO}	0.65 × V _{CCIO}	3.465 ⁴	0.4	V _{CCIO} – 0.45	2, 4, 8, "50RS" ³	-2, -4, -8, "50RS" ³
LVCMOS15	_	0.35 × V _{CCIO}	0.65 × V _{CCIO}	3.465 ⁴	0.4	V _{CCIO} – 0.4	2, 4	-2, -4
LVCMOS12	1	0.35 × V _{CCIO}	0.65 × V _{CCIO}	3.465 ⁴	0.4	V _{CCIO} – 0.4	2, 4	-2, -4
LVCMOS10	_	0.35 × V _{CCIO}	0.65 × V _{CCIO}	3.465 ⁴		No O/P S	upport	•

Notes:

- For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.
- For the types of I/O standard supported in which bank, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 3. Select "50RS" in driver strength is selecting 50 Ω series impedance driver.
- 4. V_{IH} (MAX) for inputs on these standards (in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7) can go up to 3.465 V if the input clamp is OFF. Otherwise, the input cannot be higher than VCCIO + 0.3 V.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 3.15. sysI/O DC Electrical Characteristics – High Performance I/O

Input/Output		V _{IL}	V _{IH}		V _{OL} Max	V _{он} Min	1 (mA)	1 (m 1)
Standard ²	Min (V)	Max (V)	Min (V)	Max (V)	(V)	(V)	I _{OL} (mA)	I _{OH} (mA)
LVCMOS18H		0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.4	V _{CCIO} – 0.45	2, 4, 8, 12, "50RS" ³	-2, -4, -8, -12, "50RS" ³
LVCMOS15H		0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.4	V _{CCIO} – 0.4	2, 4, 8, "50RS" ³	-2, -4, -8, "50RS" ³
LVCMOS12H		0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.4	V _{CCIO} – 0.4	2, 4, 8, "50RS" ³	-2, -4, -8, "50RS" ³
LVCMOS10H		0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.27 × V _{CCIO}	0.75 × V _{CCIO}	2, 4	-2, -4
SSTL15_I		V _{REF} – 0.10	V _{REF} + 0.1	V _{CCIO} + 0.3	0.30	V _{CCIO} – 0.30	7.5	-7.5
SSTL15_II		V _{REF} – 0.10	V _{REF} + 0.1	V _{CCIO} + 0.3	0.30	V _{CCIO} – 0.30	8.8	-8.8
HSTL15_I		V _{REF} – 0.10	V _{REF} + 0.1	V _{CCIO} + 0.3	0.40	V _{CCIO} – 0.40	8	-8
SSTL135_I		V _{REF} – 0.09	V _{REF} + 0.09	V _{CCIO} + 0.3	0.27	V _{CCIO} – 0.27	6.75	-6.75
SSTL135_II		V _{REF} – 0.09	V _{REF} + 0.09	V _{CCIO} + 0.3	0.27	V _{CCIO} – 0.27	8	-8
LVCMOS10R		V _{REF} - 0.10	V _{REF} + 0.10	V _{CCIO} + 0.3	_	_	_	_
HSUL12		V _{REF} – 0.10	V _{REF} + 0.10	V _{CCIO} + 0.3	0.3	V _{CCIO} – 0.3	8.8, 7.5, 6.25, 5	-8.8, -7.5, -6.25, -5

Notes:

- 1. For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average
- For the types of I/O standard supported in which bank, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 3. Select "50RS" in driver strength is selecting 50 Ω series impedance driver.

Table 3.16. I/O Resistance Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
50RS	Output Drive Resistance when 50RS Drive Strength Selected	V _{CCIO} = 1.8 V, 2.5 V, or 3.3 V	_	50	-	Ω
R _{DIFF}	Input Differential Termination Resistance	Bank 3, Bank 4, and Bank 5 for I/O selected to be differential		100		Ω
			36	40	64	
SE Input	Input Single Ended Termination	Bank 3, Bank 4, and Bank 5 for I/O	46	50	80	Ω
Termination	Resistance	selected to be Single Ended	56	60	96	7.7
			71	75	120	



3.12. sysI/O Differential DC Electrical Characteristics

3.12.1. LVDS

LVDS input buffer on CrossLink-NX is powered by VCCAUX = 1.8 V, and protected by the bank V_{CCIO} . Therefore, the LVDS input voltage cannot exceed the bank V_{CCIO} voltage. LVDS output buffer is powered by the Bank V_{CCIO} at 1.8 V.

LVDS can only be supported in Bank 3, Bank 4, and Bank 5. LVDS25 output can be emulated with LVDS25E in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7. This is described in LVDS25E (Output Only) section.

Table 3.17. LVDS DC Electrical Characteristics¹

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{INP} , V _{INM}	Input Voltage	_	0	_	1.60 ³	V
V _{ICM}	Input Common Mode Voltage	Half the sum of the two Inputs	0.05	_	1.55 ²	V
V_{THD}	Differential Input Threshold	Difference between the two Inputs	±100	_	_	mV
I _{IN}	Input Current	Power On or Power Off	_	_	±10	μΑ
V _{OH}	Output High Voltage for V _{OP} or V _{OM}	R _T = 100 Ω	_	1.425	1.60	V
V _{OL}	Output Low Voltage for V _{OP} or V _{OM}	R _T = 100 Ω	0.9 V	1.075	_	V
V_{OD}	Output Voltage Differential	$(V_{OP} - V_{OM})$, $R_T = 100 \Omega$	250	350	450	mV
ΔV_{OD}	Change in V _{OD} Between High and Low	_	_	_	50	mV
V _{OCM}	Output Common Mode Voltage	$(V_{OP} + V_{OM})/2$, $R_T = 100 \Omega$	1.125	1.25	1.375	V
ΔV_{OCM}	Change in V _{OCM} , V _{OCM(MAX)} - V _{OCM(MIN)}	_	_	_	50	mV
I _{SAB}	Output Short Circuit Current	V _{OD} = 0 V Driver outputs shorted to each other	_	_	12	mA
ΔV_{OS}	Change in V _{OS} between H and L	_	_	_	50	mV

Notes:

- 1. LVDS input or output are supported in Bank 3, Bank 4, and Bank 5. LVDS input uses V_{CCAUX} on the differential input comparator, and can be located in any V_{CCIO} voltage bank. LVDS output uses V_{CCIO} on the differential output driver, and can only be located in bank with $V_{CCIO} = 1.8 \text{ V}$.
- 2. V_{ICM} is depending on VID, input differential voltage, so the voltage on pin cannot exceed $V_{INP/INM(min/max)}$ requirements. $V_{ICM(min)} = V_{INP/INM(min)} + \frac{1}{2} V_{ID}$, $V_{ICM(max)} = V_{INP/INM(max)} \frac{1}{2} V_{ID}$. Values in the table is based on minimum V_{ID} of +/- 100 mV.
- 3. V_{INP} and V_{INM} (max) must be less than or equal to V_{CCIO} in all cases.



3.12.2. LVDS25E (Output Only)

Three sides of the CrossLink-NX devices, Top, Left and Right, support LVDS25 outputs with emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3.2 is one possible solution for point-to-point signals.

Table 3.18. LVDS25E DC Conditions

Parameter	Description	Typical	Unit
V _{CCIO}	Output Driver Supply (±5%)	2.50	V
Z _{OUT}	Driver Impedance	20	Ω
R _S	Driver Series Resistor (±1%)	158	Ω
R _P	Driver Parallel Resistor (±1%)	140	Ω
R _T	Receiver Termination (±1%)	100	Ω
V _{OH}	Output High Voltage	1.43	V
V _{OL}	Output Low Voltage	1.07	V
V _{OD}	Output Differential Voltage	0.35	V
V _{CM}	Output Common Mode Voltage	1.25	V
Z _{BACK}	Back Impedance	100.5	Ω
I _{DC}	DC Output Current	6.03	mA




Figure 3.2. LVDS25E Output Termination Example



3.12.3. SubLVDS (Input Only)

SubLVDS is a reduced-voltage form of LVDS signaling, very similar to LVDS. It is a standard used in many camera types of applications, and follow the SMIA 1.0, Part 2: CCP2 Specification. Being similar to LVDS, the CrossLink-NX devices can support the subLVDS input signaling with the same LVDS input buffer. The output for subLVDS is implemented in subLVDSE/subLVDSEH with a pair of LVCMOS18 output drivers (see SubLVDSE/SubLVDSEH (Output Only) section).

Table 3.19. SubLVDS Input DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{ID}	Input Differential Threshold Voltage	Over V _{ICM} range	70	150	200	mV
V _{ICM}	Input Common Mode Voltage	Half the sum of the two Inputs	0.4	0.9	1.4 ¹	V

Note:




Figure 3.3. SubLVDS Input Interface

3.12.4. SubLVDSE/SubLVDSEH (Output Only)

SubLVDS output uses a pair of LVCMOS18 drivers with True and Complement outputs. The VCCIO of the bank used for subLVDSE or subLVDSEH needs to be powered by 1.8V. SubLVDSE is for Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7; and subLVDSEH is for Bank 3, Bank 4, and Bank 5.

Performance of the subLVDSE/subLVDSEH driver is limited to the performance of LVCMOS18.

Table 3.20. SubLVDS Output DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{OD}	Output Differential Voltage Swing	_	_	150	_	mV
V _{OCM}	Output Common Mode Voltage	Half the sum of the two Outputs	_	0.9	_	V

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice






Figure 3.4. SubLVDS Output Interface

3.12.5. SLVS

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard with smaller voltage swings and a lower common-mode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

The CrossLink-NX devices receive SLVS differential input with the LVDS input buffer. This LVDS input buffer is design to cover wide input common mode range that can meet the SLVS input standard specified by the JEDEC standard.

Table 3.21. SLVS Input DC Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{ID}	Input Differential Threshold Voltage	Over V _{ICM} range	70	-		mV
V _{ICM}	Input Common Mode Voltage	Half the sum of the two Inputs	70	200	330	mV

The SLVS output on CrossLink-NX is supported with the LVDS drivers found in Bank 3, Bank 4, and Bank 5. The LVDS driver on CrossLink-NX is a current controlled driver. It can be configured as LVDS driver, or configured with the 100 Ω differential termination with center-tap set to V_{OCM} at 200 mV. This means the differential output driver can be placed into bank with V_{CCIO} = 1.2 V, 1.5 V, or 1.8 V, even if it is powered by V_{CCIO} .

Table 3.22. SLVS Output DC Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
				1.2,		
V _{CCIO}	Bank V _{CCIO}	_	-5%	1.5,	+ 5%	V
				1.8		
V _{OD}	Output Differential Voltage Swing	_	140	200	270	mV
V _{OCM}	Output Common Mode Voltage	Half the sum of the two Outputs	150	200	250	mV
Z _{OS}	Single-Ended Output Impedance	_	37.5	50	62.5	Ω






Figure 3.5. SLVS Interface

3.12.6. Soft MIPI D-PHY


When Soft D-PHY is implemented inside the FPGA logic, the I/O interface needs to use sysI/O buffers to connect to external D-PHY pins.

The CrossLink-NX sysI/O provides support for SLVS, as described in SLVS section, plus the LVCMOS12 input / output buffers together to support the High Speed (HS) and Low Power (LP) mode as defined in MIPI Alliance Specification for D-PHY.

To support MIPI D-PHY with SLVS (LVDS) and LVCMOS12, the bank V_{CCIO} cannot be set to 1.5 V or 1.8 V. It has to connect to 1.2 V, or 1.1 V.

All other DC parameters are the same as listed in SLVS section. DC parameters for the LP driver and receiver are the same as listed in LVCMOS12.








Figure 3.6. MIPI Interface



Table 3.23. Soft D-PHY Input Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit			
High Speed (D	High Speed (Differential) Input DC Specifications								
V _{CMRX(DC)}	Common-mode Voltage in High Speed Mode	_	70	_	330	mV			
V_{IDTH}	Differential Input HIGH Threshold	_	70	_	_	mV			
V _{IDTL}	Differential Input LOW Threshold	_	_	_	-70	mV			
V _{IHHS}	Input HIGH Voltage (for HS mode)	_	_	_	460	mV			
V _{ILHS}	Input LOW Voltage	_	-40	_	_	mV			
V _{TERM-EN}	Single-ended voltage for HS Termination Enable ⁴	_	_	_	450	mV			
Z _{ID}	Differential Input Impedance	_	80	100	125	Ω			
High Speed (D	Differential) Input AC Specifications								
$\Delta V_{CMRX(HF)}^{1}$	Common-mode Interference (>450 MHz)	_	_	_	100	mV			
ΔV _{CMRX(LF)} ^{2, 3}	Common-mode Interference (50 MHz - 450 MHz)	_	-50	_	50	mV			
Ссм	Common-mode Termination	_			60	pF			
Low Power (S	ingle-Ended) Input DC Specifications								
V _{IH}	Low Power Mode Input HIGH Voltage	_	740	_	_	mV			
V _{IL}	Low Power Mode Input LOW Voltage	_	_	_	480	mV			
$V_{\text{IL-ULP}}$	Ultra Low Power Input LOW Voltage	_	_	_	300	mV			
V _{HYST}	Low Power Mode Input Hysteresis	_	25	_	_	mV			
$\mathbf{e}_{ extsf{spike}}$	Input Pulse Rejection	_	_	_	300	V∙ps			
T _{MIN-RX}	Minimum Pulse Width Response	_	20	_	_	ns			
V _{INT}	Peak Interference Amplitude	_	_	_	200	mV			
f _{INT}	Interference Frequency	_	450	_	_	MHz			

Notes:

- 1. This is peak amplitude of sine wave modulated to the receiver inputs.
- 2. Input common-mode voltage difference compared to average common-mode voltage on the receiver inputs.
- 3. Exclude any static ground shift of 50 mV.
- 4. High Speed Differential R_{TERM} is enabled when both D_P and D_N are below this voltage.



Table 3.24. Soft D-PHY Output Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed (D	ifferential) Output DC Specifications					
V _{CMTX}	Common-mode Voltage in High Speed Mode	_	150	200	250	mV
ΔV _{CMTX(1,0)}	V _{CMTX} Mismatch Between Differential HIGH and LOW	_	_	_	5	mV
V _{OD}	Output Differential Voltage	D-PHY-P — D-PHY- N	140	200	270	mV
$ \Delta V_{\text{OD}} $	V _{OD} Mismatch Between Differential HIGH and LOW	_	_	_	10	mV
V _{OHHS}	Single-Ended Output HIGH Voltage	_	_	_	360	mV
Zos	Single Ended Output Impedance	_	37.5	50	80	Ω
ΔZ _{OS}	Z _{OS} mismatch	_	_	_	20	%
High Speed (D	ifferential) Output AC Specifications					
$\Delta V_{CMTX(LF)}$	Common-Mode Variation, 50 MHz–450 MHz	_	1	_	25	mV_{RMS}
$\Delta V_{CMTX(HF)}$	Common-Mode Variation, above 450 MHz	_	1	_	15	mV_{RMS}
	Output 20%–80% Rise Time	$0.08 \text{ Gbps} \le t_R \le 1.00$ Gbps	-	_	0.30	UI
t _R	Output 80%–20% Fall Time	1.00 Gbps < t _R ≤ 1.50 Gbps	_	_	0.35	UI
	Outrook Data Valled After CIK Outrook	$0.08 \text{ Gbps} \le t_F \le 1.00$ Gbps	_	_	0.30	UI
t _F	Output Data Valid After CLK Output	1.00 Gbps < t _F ≤ 1.50 Gbps	_	_	0.35	UI
Low Power (Si	ingle-Ended) Output DC Specifications			•	•	
V _{OH}	Low Power Mode Output HIGH Voltage	0.08 Gbps – 1.5 Gbps	1.07	1.2	1.3	V
V _{OL}	Low Power Mode Input LOW Voltage	_	-50	_	50	mV
Z _{OLP}	Output Impedance in Low Power Mode	_	110	_	_	Ω
Low Power (Si	ngle-Ended) Output AC Specifications					
t _{RLP}	15%–85% Rise Time	_	_	_	25	ns
t _{FLP}	85%–15% Fall Time	_	_	_	25	ns
t _{REOT}	HS – LP Mode Rise and Fall Time, 30%–85%	_			35	ns
$T_{LP\text{-}PULSE\text{-}TX}$	Pulse Width of the LP Exclusive-OR Clock	First LP XOR Clock Pulse after STOP State or Last Pulse before STOP State	40	_	_	ns
		All Other Pulses	20			ns
T _{LP-PER-TX}	Period of the LP Exclusive-OR Clock	_	90	_	_	ns
C _{LOAD}	Load Capacitance	_	0	_	70	pF

Table 3.25. Soft D-PHY Clock Signal Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit		
Clock Signal Spec	Clock Signal Specification							
UI Instantaneous	UI _{INST}	_	_	_	12.5	ns		
LII Variation	ALII	_	-10%	_	10%	UI		
UI Variation	ΔUΙ	_	-5%	I	5%	UI		



Table 3.26. Soft D-PHY Data-Clock Timing Specifications

Symbol	Description	Conditions	Min	Тур	Max	Unit	
Data-Clock Timing Specifications							
T _{SKEW[TX]}	Data to Clock Skew	0.08 Gbps ≤ T _{SKEW[TX]} ≤ 1.00 Gbps	-0.15	_	0.15	UI _{INST}	
		1.00 Gbps < T _{SKEW[TX]} ≤ 1.50 Gbps	-0.20	_	0.20	UI _{INST}	
T _{SKEW[TLIS]}	Data to Clock Skew	0.08 Gbps ≤ T _{SKEW[TLIS]} ≤1.00 Gbps	-0.20	-	0.20	UI _{INST}	
		1.00 Gbps < T _{SKEW[TLIS]} ≤1.50 Gbps	-0.10	-	0.10	UI _{INST}	
т	Input Data Setup Before CLK	0.08 Gbps ≤ T _{SETUP[RX]} ≤1.00 Gbps	0.15	ı	ı	UI	
T _{SETUP[RX]}		1.00 Gbps < T _{SETUP[RX]} ≤1.50 Gbps	0.20	ı	ı	UI	
T _{HOLD[RX]}	Input Data Hold After CLK	0.08 Gbps ≤ T _{HOLD[RX]} ≤1.00 Gbps	0.15	_	_	UI	
		1.00 Gbps < T _{HOLD[RX]} ≤ 1.50 Gbps	0.20	_	_	UI	

3.12.7. Differential HSTL15D (Output Only)

Differential HSTL outputs are implemented as a pair of complementary single-ended HSTL outputs.

3.12.8. Differential SSTL135D, SSTL15D (Output Only)

Differential SSTL is used for differential clock in DDR3/DDR3L memory interface. All differential SSTL outputs are implemented as a pair of complementary single-ended SSTL outputs. All allowable single-ended output classes (class I and class II) are supported.

3.12.9. Differential HSUL12D (Output Only)

Differential HSUL is used for differential clock in LPDDR2/LPDDR3 memory interface. All differential HSUL outputs are implemented as a pair of complementary single-ended HSUL12 outputs. All allowable single-ended drive strengths are supported.

3.12.10. Differential LVCMOS25D, LVCMOS33D, LVTTL33D (Output Only)

Differential LVCMOS and LVTTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output drive strengths are supported.



3.13. CrossLink-NX Maximum sysI/O Buffer Speed

Table 3.27. CrossLink-NX Maximum I/O Buffer Speed^{1, 2, 3, 4, 7}

Buffer	Description	Banks	Max	Unit
Maximum sysl/O Input Freque	ency			
Single-Ended				
LVCMOS33	LVCMOS33, V _{CCIO} = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVTTL33	LVTTL33, V _{CCIO} = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVCMOS25	LVCMOS25, V _{CCIO} = 2.5 V	0, 1, 2, 6, 7	200	MHz
LVCMOS18 5	LVCMOS18, V _{CCIO} = 1.8 V	0, 1, 2, 6, 7	200	MHz
LVCMOS18H	LVCMOS18, V _{CCIO} = 1.8 V	3, 4, 5	200	MHz
LVCMOS15 5	LVCMOS15, V _{CCIO} = 1.5 V	0, 1, 2, 6, 7	100	MHz
LVCMOS15H ⁵	LVCMOS15, V _{CCIO} = 1.5 V	3, 4, 5	150	MHz
LVCMOS12 ⁵	LVCMOS12, V _{CCIO} = 1.2 V	0, 1, 2, 6, 7	50	MHz
LVCMOS12H ⁵	LVCMOS12, V _{CCIO} = 1.2 V	3, 4, 5	100	MHz
LVCMOS10 ⁵	LVCMOS 1.0, V _{CCIO} = 1.2 V	0, 1, 2, 6, 7	50	MHz
LVCMOS10H ⁵	LVCMOS 1.0, V _{CCIO} = 1.0 V	3, 4, 5	50	MHz
LVCMOS10R	LVCMOS 1.0, V _{CCIO} independent	3, 4, 5	50	MHz
SSTL15_I, SSTL15_II	SSTL_15, V _{CCIO} = 1.5 V	3, 4, 5	1066	Mbps
SSTL135_I, SSTL135_II	SSTL_135, V _{CCIO} = 1.35 V	3, 4, 5	1066	Mbps
HSUL12	HSUL_12, V _{CCIO} = 1.2 V	3, 4, 5	1066	Mbps
HSTL15	HSTL15, V _{CCIO} = 1.5 V	3, 4, 5	250	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, V _{CCIO} = 1.2 V	3, 4, 5	10	Mbps
Differential				
LVDS	LVDS, V _{CCIO} independent QFN72, caBGA256, csBGA289, and caBGA400	3, 4, 5	1250	Mbps
	LVDS, V _{CCIO} independent csfBGA121	3, 4, 5	1500	Mbps
subLVDS	subLVDS, V _{CCIO} independent QFN72, caBGA256, csBGA289, and caBGA400	3, 4, 5	1250	Mbps
	subLVDS, V _{CCIO} independent csfBGA121	3, 4, 5	1500	Mbps
SLVS	SLVS similar to MIPI HS, V _{CCIO} independent QFN72, caBGA256, csBGA289, caBGA400	3, 4, 5	1250	Mbps
	SLVS similar to MIPI HS, V _{CCIO} independent csfBGA121	3, 4, 5	1500	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, V _{CCIO} = 1.2 V QFN72, caBGA256, csBGA289, caBGA400	3, 4, 5	1250	Mbps
	MIPI, High Speed Mode, V _{CCIO} = 1.2 V csfBGA121	3, 4, 5	1500	Mbps
SSTL15D	Differential SSTL15, V _{CCIO} independent	3, 4, 5	1066	Mbps
SSTL135D	Differential SSTL135, V _{CCIO} independent	3, 4, 5	1066	Mbps
HUSL12D	Differential HSUL12, V _{CCIO} independent	3, 4, 5	1066	Mbps
HSTL15D	Differential HSTL15, V _{CCIO} independent	3, 4, 5	250	Mbps



Buffer	Description	Banks	Max	Unit
Maximum sysl/O Output Frequency				
Single-Ended				
LVCMOS33 (all drive strengths)	LVCMOS33, V _{CCIO} = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVCMOS33 (RS50)	LVCMOS33, V_{CCIO} = 3.3 V, R_{SERIES} = 50 Ω	0, 1, 2, 6, 7	200	MHz
LVTTL33 (all drive strengths)	LVTTL33, V _{CCIO} = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVTTL33 (RS50)	LVTTL33, V_{CCIO} = 3.3 V, R_{SERIES} = 50 Ω	0, 1, 2, 6, 7	200	MHz
LVCMOS25 (all drive strengths)	LVCMOS25, V _{CCIO} = 2.5 V	0, 1, 2, 6, 7	200	MHz
LVCMOS25 (RS50)	LVCMOS25, $V_{CCIO} = 2.5 \text{ V}$, $R_{SERIES} = 50 \Omega$	0, 1, 2, 6, 7	200	MHz
LVCMOS18 (all drive strengths)	LVCMOS18, V _{CCIO} = 1.8 V	0, 1, 2, 6, 7	200	MHz
LVCMOS18 (RS50)	LVCMOS18, V _{CCIO} = 1.8 V, R _{SERIES} = 50 Ω	0, 1, 2, 6, 7	200	MHz
LVCMOS18H (all drive strengths)	LVCMOS18, V _{CCIO} = 1.8 V	3, 4, 5	200	MHz
LVCMOS18H (RS50)	LVCMOS18, V _{CCIO} = 1.8 V, R _{SERIES} = 50 Ω	3, 4, 5	200	MHz
LVCMOS15 (all drive strengths)	LVCMOS15, V _{CCIO} = 1.5 V	0, 1, 2, 6, 7	100	MHz
LVCMOS15H (all drive strengths)	LVCMOS15, V _{CCIO} = 1.5 V	3, 4, 5	150	MHz
LVCMOS12 (all drive strengths)	LVCMOS12, V _{CCIO} = 1.2 V	0, 1, 2, 6, 7	50	MHz
LVCMOS12H (all drive strengths)	LVCMOS12, V _{CCIO} = 1.2 V	3, 4, 5	100	MHz
LVCMOS10H (all drive strengths)	LVCMOS12, V _{CCIO} = 1.2 V	3, 4, 5	50	MHz
SSTL15_I, SSTL15_II	SSTL_15, V _{CCIO} = 1.5 V	3, 4, 5	1066	Mbps
SSTL135_I, SSTL135_II	SSTL_135, V _{CCIO} = 1.35 V	3, 4, 5	1066	Mbps
HSUL12 (all drive strengths)	HSUL_12, V _{CCIO} = 1.2 V	3, 4, 5	1066	Mbps
HSTL15	HSTL15, V _{CCIO} = 1.5 V	3, 4, 5	250	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, V _{CCIO} = 1.2 V	3, 4, 5	10	Mbps
Differential ⁹				
LVDS	LVDS, V _{CCIO} = 1.8 V QFN72, caBGA256, csBGA289, and caBGA400	3, 4, 5	1250	Mbps
	LVDS, V _{CCIO} = 1.8 V csfBGA121	3, 4, 5	1500	Mbps
LVDS25E ⁶	LVDS25, Emulated, V _{CCIO} = 2.5 V	0, 1, 2, 6, 7	400	Mbps
SubLVDSE ⁶	subLVDS, Emulated, V _{CCIO} = 1.8 V	0, 1, 2, 6, 7	400	Mbps
SubLVDSEH ⁶	subLVDS, Emulated, V _{CCIO} = 1.8 V	3, 4, 5	800	Mbps
SLVS	SLVS similar to MIPI, V _{CCIO} = 1.2 V QFN72, caBGA256, csBGA289, caBGA400	3, 4, 5	1250	Mbps
	SLVS similar to MIPI, V _{CCIO} = 1.2 V csfBGA121	3, 4, 5	1500	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, V _{CCIO} = 1.2 V QFN72, caBGA256, csBGA289, caBGA400	3, 4, 5	1250	Mbps
	MIPI, High Speed Mode, V _{CCIO} = 1.2 V csfBGA121	3, 4, 5	1500	Mbps
SSTL15D	Differential SSTL15, V _{CCIO} = 1.5 V	3, 4, 5	1066	Mbps
SSTL135D	Differential SSTL135, V _{CCIO} = 1.35 V	3, 4, 5	1066	Mbps
HUSL12D	Differential HSUL12, V _{CCIO} = 1.2 V	3, 4, 5	1066	Mbps
HSTL15D	Differential HSTL15, V _{CCIO} = 1.5 V	3, 4, 5	250	Mbps

Notes:

- 1. Maximum I/O speed is the maximum switching rate of the I/O operating within the guidelines of the defining standard. The actual interface speed performance using the I/O also depends on other factors, such as internal and external timing.
- 2. These numbers are characterized but not test on every device.



- 3. Performance is specified in MHz, as defined in clock rate when the sysl/O is used as pin. For data rate performance, this can be converted to Mbps, which equals to 2 times the clock rate.
- 4. LVCMOS and LVTTL are measured with load specified in Table 3.48.
- 5. These LVCMOS inputs can be placed in different V_{CCIO} voltage. Performance may vary. Please refer to Lattice Design Software
- These emulated outputs performance is based on externally properly terminated as described in LVDS25E (Output Only) and SubLVDSE/SubLVDSEH (Output Only).
- 7. All speeds are measured with fast slew.
- 8. For maximum differential I/O performance only Differential I/O should be placed in the bottom I/O banks. If this is not possible, the following will impact on maximum performance:
 - a. If Fast Slew Rate LVCMOS I/O are used, they should be limited to no more than nine I/O (adjacent), four I/O (same bank), 55 I/O (left/right banks) to keep degradation below 50%.
 - b. If non-Differential I/O (SLOW SLEW) are placed on the bottom but not within the same bank as differential I/O, then the maximum Differential performance is degraded to 70% of original when 21 aggressors are toggling.
 - c. If non-Differential I/O (SLOW SLEW) are placed within the same bank as Differential I/O then the maximum performance is degraded to 50% of original when 16 aggressor are toggling.
 - d. No performance impact if MIPI LP and MIPI HS are in the same bank.
 - e. If Differential RX/TX I/O are both placed within the same bank then the maximum performance is degraded to 90%.
 - f. For DDR3/3L, LPDDR2/3 separate DQ/DQS groups from Address/Commands/CLK groups into separate banks.

3.14. Typical Building Block Function Performance

These building block functions can be generated using Lattice Design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 3.28. Pin-to-Pin Performance

Function	Typ. @ VCC = 1.0 V	Unit
16-bit Decoder (I/O configured with LVCMOS18, Left and Right Banks)	5.5	ns
16-bit Decoder (I/O configured with HSTL15_I, Bottom Banks)	5.1	ns
16:1 Mux (I/O configured with LVCMOS18, Left and Right Banks)	6	ns
16:1 Mux (I/O configured with HSTL15_I, Bottom Banks)	6.1	ns

Note: These functions are generated using Lattice Radiant Design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 3.29. Register-to-Register Performance

Function	Typ. @ VCC = 1.0 V	Unit
Basic Functions		
16-bit Adder	500 ²	MHz
32-bit Adder	496	MHz
16-bit Counter	402	MHz
32-bit Counter	371	MHz
Embedded Memory Functions		
512 × 36 Single Port RAM, with Output Register	500 ²	MHz
1024 × 18 True-Dual Port RAM using same clock, with EBR Output Registers	500 ²	MHz
1024 × 18 True-Dual Port RAM using asynchronous clocks, with EBR Output Registers	500 ²	MHz
Large Memory Functions		
32k × 32 Single Port RAM, with Output Register	165²	MHz
32k × 32 Single Port RAM with ECC, with Output Register	130 ²	MHz
32k × 32 True-Dual Port RAM using same clock, with Output Registers	340 ²	MHz

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Function	Typ. @ VCC = 1.0 V	Unit
Distributed Memory Functions		
16 × 4 Single Port RAM (One PFU)	500 ²	MHz
16 × 2 Pseudo-Dual Port RAM (One PFU)	500 ²	MHz
16 × 4 Pseudo-Dual Port (Two PFUs)	500 ²	MHz
DSP Functions		
9 × 9 Multiplier with Input Output Registers	351	MHz
9 × 9 Multiplier with Input/Pipelined/Output Registers	240	MHz
18 × 18 Multiplier with Input/Output Registers	214	MHz
18 × 18 Multiplier with Input/Pipelined/Output Registers	191	MHz
36 × 36 Multiplier with Input/Output Registers	201	MHz
36 × 36 Multiplier with Input/Pipelined/Output Registers	129	MHz
MAC 9 × 9 with Input/Output Registers	218	MHz
MAC 9 × 9 with Input/Pipelined/Output Registers	238	MHz

Notes:

- 1. The Clock port is configured with LVDS I/O type. Performance Grade: 9 High-Performance 1.0V.
- 2. Limited by the Minimum Pulse Width of the component
- These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.
- 4. For the Pipelined designs, the number of pipeline stages used are 2.

3.15. LMMI

Table 3.30 summarizes the performance of the LMMI interface with supported IPs. Additional timing requirement and constraint can be identified through the Lattice Radiance design tools.

Table 3.30. LMMI F_{MAX} Summary

IP	F _{MAX} (MHz)
CDR0	73
CDR1	70
DPHY0	67
DPHY1	55
CRE	54
I ² C	38
PCIe	57
PLL_ULC	59
PLL_LLC	55
PLL_LRC	37

3.16. Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Lattice Radiant design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Lattice Radiant design tool can provide logic timing numbers at a particular temperature and voltage.



3.17. CrossLink-NX External Switching Characteristics

Over recommended commercial operating conditions.

Table 3.31. CrossLink-NX External Switching Characteristics (V_{cc} = 1.0 V)

Dawana atau	December 1	1	9	-8		-7		Unit
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
Clocks								
Primary Clock								
f _{MAX_PRI}	Frequency for Primary Clock	_	400	_	325.2	_	276	MHz
t _{W_PRI}	Clock Pulse Width for Primary Clock	1.125	_	1.384	_	1.63	_	ns
t _{skew_pri}	Primary Clock Skew Within a Device	_	450	_	554	_	653	ps
Edge Clock								
f _{MAX_EDGE}	Frequency for Edge Clock Tree	_	800	_	650.4	_	551.7	MHz
t _{w_edge}	Clock Pulse Width for Edge Clock	0.537	_	0.661	_	0.779	_	ns
t _{skew_edge}	Edge Clock Skew Within a Device	_	120	_	148	_	174	ps
Generic SDR Inp	ut							
General I/O Pin	Parameters Using Dedicated Prima	ry Clock Inp	ut without	PLL				
t _{co}	Clock to Output - PIO Output Register	I	6.45	_	6.64	_	7.83	ns
t _{su}	Clock to Data Setup - PIO Input Register	0	_	0	_	0	_	ns
t _H	Clock to Data Hold - PIO Input Register	2.94	_	3.32	_	3.92	_	ns
t _{su_del}	Clock to Data Setup - PIO Input Register with Data Input Delay	1.84	_	1.84	_	1.84	_	ns
t _{H_DEL}	Clock to Data Hold - PIO Input Register with Data Input Delay	0.16	_	0.16	_	0.16	_	ns
General I/O Pin	Parameters Using Dedicated Prima	ry Clock Inp	ut with PL	Ĺ	1	,	I.	l
t _{COPLL}	Clock to Output - PIO Output Register	_	4.02	_	4.67	_	5.51	ns
t _{SUPLL}	Clock to Data Setup - PIO Input Register	1.23	_	1.23	_	1.23	_	ns
t _{HPLL}	Clock to Data Hold - PIO Input Register	0.98	_	1.21	_	1.42	_	ns
t _{su_delpll}	Clock to Data Setup - PIO Input Register with Data Input Delay	4.74	_	4.74	_	4.74	_	ns
t _{h_delpll}	Clock to Data Hold - PIO Input Register with Data Input Delay	0	_	0	_	0	_	ns
Generic DDR Inp	out/Output							
Generic DDRX1	Inputs/Outputs with Clock and Dat Bank 2, Bank 6, and Bank 7 – Figure			DRX1_RX/T	X.SCLK.Ce	ntered) u	sing PCLK (Clock Input –
		0.917		0.917	_	0.917	_	ns
t _{SU_GDDR1}	Input Data Setup Before CLK	0.275	_	0.275	_	0.275	_	UI
t _{HO_GDDR1}	Input Data Hold After CLK	0.917	_	0.917	_	0.917	_	ns



Danamat	Description.	-!	9	-8		-7		1114
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
•	Output Data Valid After CLK	1.217	_	1.113	_	1.014	_	ns
t _{DVB_GDDR1}	Output	-0.45	_	-0.554	_	-0.653	_	ns + 1/2 UI
t	Output Data Valid After CLK	1.217	_	1.113	_	1.014	_	ns
t _{DQVA_GDDR1}	Output	-0.45	_	-0.554	_	-0.653	_	ns + 1/2 UI
f _{DATA_GDDRX1}	Input/Output Data Rate	_	300	_	300	_	300	Mbps
f _{MAX_GDDRX1}	Frequency of PCLK	_	150	_	150	_	150	MHz
½ UI	Half of Data Bit Time, or 90 degree	1.667	_	1.667	_	1.667	_	ns
	ut RX Margin per Edge	0.3	_	0.197	_	0.097	_	ns
	nputs/Outputs with Clock and Dat			RX1_RX/TX	.SCLK.Alig	ned) using	g PCLK Cloc	k Input –
Bank 0, Bank 1, E	Bank 2, Bank 6,and Bank 7 – Figure	3.8 and Fig		I				
		_	-0.917	_	-0.917	_	-0.917	ns + 1/2 UI
t _{DVA_GDDR1}	Input Data Valid After CLK	_	0.75	_	0.75	_	0.75	ns
		0.017	0.225	0.017	0.225	0.917	0.225	UI
.	Input Data Hold After CLK	0.917 2.583	_	0.917 2.583	_	2.583	_	ns + 1/2 UI ns
t _{DVE_GDDR1}	Input Data Hold After CER	0.775		0.775		0.775		UI
t _{DIA_GDDR1}	Output Data Invalid After CLK Output	-	0.45	-	0.554	— —	0.653	ns
t _{DIB_GDDR1}	Output Data Invalid Before CLK Output	_	0.45	_	0.554	_	0.653	ns
f _{DATA_GDDRX1}	Input/Output Data Rate	_	300	_	300	_	300	Mbps
f _{MAX_GDDRX1}	Frequency for PCLK	_	150	_	150	_	150	MHz
½ UI	Half of Data Bit Time, or 90 degree	1.667	_	1.667	_	1.667	_	ns
Output TX to Inp	ut RX Margin per Edge	0.3	_	0.197	_	0.098	_	ns
	nputs/Outputs with Clock and Dat and Bank 5 – Figure 3.7 and Figure		at Pin (GDI	DRX1_RX/T	X.SCLK.Ce	ntered) u	sing PCLK (Clock Input –
	Input Data Setup Before	0.55	_	0.55	l –	0.648	_	ns
t _{SU_GDDR1}	CLK	0.275	_	0.275	_	0.275	_	UI
t _{HO_GDDR1}	Input Data Hold After CLK	0.55	_	0.55	_	0.648	_	ns
	Output Data Valid After	0.7	_	0.631	_	0.744	_	ns
t _{DVB_GDDR1}	CLK Output	-0.300	_	-0.369	_	-0.435	_	ns + 1/2 UI
+	Output Data Valid After	0.7	_	0.631	_	0.744	_	ns
t _{DQVA_GDDR1}	CLK Output	-0.300	_	-0.369	_	-0.435	_	ns + 1/2 UI
f _{DATA_GDDRX1}	Input/Output Data Rate	_	500	_	500	_	424	Mbps
f _{MAX_GDDRX1}	Frequency of PCLK	_	250	_	250	_	212	MHz
½ UI	Half of Data Bit Time, or 90 degree	_	_	1	_	1.179	_	ns
Output TX to Inp	ut RX Margin per Edge	0.15	_	0.081	_	0.095	_	ns
		1	1		1		l .	l



_		-!	9	-8		-7		
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
Generic DDRX1 I	nputs/Outputs with Clock and Dat	a Aligned at	Pin (GDDR	XX1 RX/TX	SCLK.Alig	ned) using	PCLK Cloc	k Input –
	and Bank 5 – Figure 3.8 and Figure		•	_ ′	J	, ,		•
		_	-0.55	_	-0.550	-	-0.648	ns + 1/2 UI
t _{DVA_GDDR1}	Input Data Valid After CLK	_	0.45	_	0.45	_	0.53	ns
		_	0.225	_	0.225	_	0.225	UI
		0.55	_	0.55	_	0.648	_	ns + 1/2 UI
t _{DVE_GDDR1}	Input Data Hold After CLK	1.55	_	1.55	_	1.827	_	ns
		0.775	_	0.775	_	0.775	_	UI
t _{DIA_GDDR1}	Output Data Invalid After CLK Output	_	0.3	_	0.369	-	0.435	ns
t _{DIB_GDDR1}	Output Data Invalid Before CLK Output	_	0.3	_	0.369	-	0.435	ns
f _{DATA_GDDRX1}	Input/Output Data Rate	_	500	_	500	_	424	Mbps
f _{MAX_GDDRX1}	Frequency for PCLK	_	250	_	250		212	MHz
½ UI	Half of Data Bit Time, or 90 degree	1	_	1	_	1.179	_	ns
Output TX to Inp	ut RX Margin per Edge	0.15	_	0.081	_	0.095	_	ns
Generic DDRX2 I Figure 3.7 and Fi	nputs/Outputs with Clock and Dat gure 3.9	a Centered	at Pin (GDD	DRX2_RX/T	X.ECLK.Ce	ntered) u	sing PCLK (Clock Input -
t _{SU_GDDRX2}	Data Setup before CLK Input	0.175 0.175	_	0.175 0.175	_	0.206 0.175	_	ns UI
t _{HO GDDRX2}	Data Hold after CLK Input	0.177	_	0.177	_	0.206	_	ns
4110_GDD1(X2	Output Data Valid Before	0.380	_	0.352	_	0.415	_	ns
t _{DVB_GDDRX2}	CLK Output	-0.120	_	-0.148	_	-0.174	_	ns + 1/2 UI
	Output Data Valid After CLK	0.380	_	0.352	_	0.415	_	ns
t_{DQVA_GDDRX2}	Output	-0.120	_	-0.148	_	-0.174	_	ns + 1/2 UI
f _{DATA_GDDRX2}	Input/Output Data Rate	_	1000	_	1000	_	848	Mbps
f _{MAX_GDDRX2}	Frequency for ECLK	_	500	_	500	_	424	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.500	_	0.500	_	0.589	_	ns
f _{PCLK}	PCLK frequency	_	250.0	_	250.0	_	212.1	MHz
	ut RX Margin per Edge	0.230	_	0.202	_	0.239	_	ns
	nputs/Outputs with Clock and Dat		: Pin (GDDR	l	ECLK.Alig		g PCLK Cloc	
J		_	-0.275	_	-0.275	_	-0.324	ns + 1/2 UI
t _{DVA GDDRX2}	Input Data Valid After CLK	_	0.225	_	0.225	_	0.265	ns
CDVA_GDDRX2	input bata valid Arter CER	_	0.225	_	0.225	_	0.225	UI
		0.275	_	0.275	_	0.324	_	ns + 1/2 UI
t _{DVE GDDRX2}	Input Data Hold After CLK	0.775	_	0.775	_	0.914	_	ns
-5.1_00011/12		0.775	_	0.775	_	0.775	_	UI
t _{DIA_GDDRX2}	Output Data Invalid After CLK Output	_	0.120	_	0.148	_	0.174	ns
t _{DIB GDDRX2}	Output Data Invalid Before CLK Output	_	0.120	_	0.148	_	0.174	ns

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Parameter		-9		-8		-7		
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
f _{DATA_GDDRX2}	Input/Output Data Rate	_	1000	_	1000	_	848	Mbps
f _{MAX_GDDRX2}	Frequency for ECLK	_	500	_	500	_	424	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.500	_	0.500	_	0.589	_	ns
f _{PCLK}	PCLK frequency	_	250.0	_	250.0	_	212.1	MHz
Output TX to Inp	ut RX Margin per Edge	0.105	_	0.077	_	0.091	_	ns
Generic DDRX4 I Figure 3.7 and Fi	nputs/Outputs with Clock and Dat gure 3.9	a Centered	at Pin (GDE	DRX4_RX/T	X.ECLK.Ce	ntered) u	sing PCLK (Clock Input -
	Input Data Set-Up Before	0.168	_	0.210	_	0.244	_	ns
t _{SU_GDDRX4}	CLK	0.252	_	0.252	_	0.252	_	UI
t _{HO_GDDRX4}	Input Data Hold After CLK	0.174	_	0.210	_	0.244	_	ns
+	Output Data Valid Before	0.213	_	0.269	_	0.309	_	
t _{DVB_GDDRX4}	CLK Output	-0.120	_	-0.148	_	-0.174	_	
t	Input/Output Data Rate	0.213	_	0.269	_	0.309	_	
t _{DQVA_GDDRX4}	input/Output Data Kate	-0.120	_	-0.148	_	-0.174	_	
f _{DATA_GDDRX4}	Frequency for ECLK	_	1500	_	1200	_	1034	Mbps
f _{MAX_GDDRX4}	PCLK frequency	_	750.0	_	600	_	517	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.333	_	0.417	_	0.483	_	ns
f _{PCLK}	Input Data Set-Up Before CLK	_	187.5	_	150.0	_	129.3	MHz
Output TX to Inp	ut RX Margin per Edge	0.080	_	0.102	_	0.116	_	ns
Generic DDRX4 I	nputs/Outputs with Clock and Dat	a Aligned at	Pin (GDDR	X4 RX/TX	FCLK Alia	ned) using	DCLK Class	k Innut Loft
			(022.	W - _IW/ I /	LCLN.Alig	iicu, usiiig	S PCLK CIOC	k iliput, Leit
	Only - Figure 3.8 and Figure 3.10	g	(0551		.LCLK.Alig	incu y using	S PCLK CIOC	, K IIIput, Leit
		_	-0.183		-0.229	—	-0.266	ns + 1/2 UI
			-0.183 0.150		-0.229 0.188		ı	1
and Right sides (Only - Figure 3.8 and Figure 3.10	_ 	-0.183 0.150 0.225	_ 	-0.229 0.188 0.225	_ 	-0.266	ns + 1/2 UI ns UI
and Right sides (Only - Figure 3.8 and Figure 3.10 Input Data Valid After CLK		-0.183 0.150 0.225		-0.229 0.188 0.225	_ _ _ _ _ 0.266	-0.266 0.218 0.225	ns + 1/2 UI ns
and Right sides (Only - Figure 3.8 and Figure 3.10		-0.183 0.150 0.225		-0.229 0.188 0.225		-0.266 0.218 0.225	ns + 1/2 UI ns UI ns + 1/2 UI
and Right sides (Only - Figure 3.8 and Figure 3.10 Input Data Valid After CLK		-0.183 0.150 0.225		-0.229 0.188 0.225	_ _ _ _ _ 0.266	-0.266 0.218 0.225	ns + 1/2 UI ns UI ns + 1/2 UI
and Right sides (Only - Figure 3.8 and Figure 3.10 Input Data Valid After CLK		-0.183 0.150 0.225		-0.229 0.188 0.225		-0.266 0.218 0.225	ns + 1/2 UI ns UI ns + 1/2 UI
and Right sides (t _{DVA_GDDRX4} t _{DVE_GDDRX4}	Input Data Valid After CLK Input Data Hold After CLK Output Data Invalid After		-0.183 0.150 0.225 - -		-0.229 0.188 0.225 		-0.266 0.218 0.225 - -	ns + 1/2 UI ns UI ns + 1/2 UI ns + 1/2 UI ns
and Right sides (t _{DVA_GDDRX4} t _{DVE_GDDRX4}	Input Data Valid After CLK Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before		-0.183 0.150 0.225 - - 0.120		-0.229 0.188 0.225 - - 0.148		-0.266 0.218 0.225 - - - - 0.17	ns + 1/2 UI ns UI ns + 1/2 UI ns UI
and Right sides (tova_gddrx4 tove_gddrx4 tola_gddrx4	Input Data Valid After CLK Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output	- - 0.183 0.517 0.775 -	-0.183 0.150 0.225 - - 0.120	 0.229 0.646 0.775 	-0.229 0.188 0.225 - - 0.148	- - 0.266 0.749 0.775 -	-0.266 0.218 0.225 0.17	ns + 1/2 UI ns UI ns + 1/2 UI ns + 1/2 UI ns UI ns
and Right sides (t _{DVA_GDDRX4} t _{DVE_GDDRX4} t _{DIA_GDDRX4} t _{DIB_GDDRX4}	Input Data Valid After CLK Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate	- - 0.183 0.517 0.775 -	-0.183 0.150 0.225 - - 0.120 0.120	 0.229 0.646 0.775 	-0.229 0.188 0.225 0.148 0.148	- - 0.266 0.749 0.775 -	-0.266 0.218 0.225 0.17 0.174	ns + 1/2 UI ns UI ns + 1/2 UI ns + 1/2 UI ns UI ns Mbps
and Right sides (tova_GDDRX4 tove_GDDRX4 tola_GDDRX4 tola_GDDRX4 foata_GDDRX4 fmax_GDDRX4 ½ UI	Input Data Valid After CLK Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90	- - 0.183 0.517 0.775 - -	-0.183 0.150 0.225 - - 0.120 0.120		-0.229 0.188 0.225 0.148 0.148 1200 600	 0.266 0.749 0.775 	-0.266 0.218 0.225 0.17 0.174	ns + 1/2 UI ns UI ns + 1/2 UI ns UI ns UI ns Mbps MHz
and Right sides (tova_GDDRX4 tove_GDDRX4 tola_GDDRX4 tola_GDDRX4 folata_GDDRX4 fmax_GDDRX4 // UI fpclk	Input Data Valid After CLK Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree	- - 0.183 0.517 0.775 - -	-0.183 0.150 0.225 - - 0.120 0.120 1500 750		-0.229 0.188 0.225 0.148 0.148 1200 600	 0.266 0.749 0.775 	-0.266 0.218 0.225 0.17 0.174 1034 517	ns + 1/2 UI ns UI ns + 1/2 UI ns UI ns UI ns Mbps MHz ns
and Right sides (t _{DVA_GDDRX4} t _{DVE_GDDRX4} t _{DIA_GDDRX4} t _{DIB_GDDRX4} f _{DATA_GDDRX4} f _{MAX_GDDRX4} ½ UI f _{PCLK} Output TX to Inp	Input Data Valid After CLK Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency ut RX Margin per Edge nputs/Outputs with Clock and Dat	0.183 0.517 0.775 0.333 0.030	-0.183 0.150 0.225 0.120 0.120 1500 750 - 187.5		-0.229 0.188 0.225 0.148 0.148 1200 600 - 150.0		-0.266 0.218 0.225 0.17 0.174 1034 517 - 129.3	ns + 1/2 UI ns UI ns + 1/2 UI ns + 1/2 UI ns UI ns Mhps Mhz ns MHz ns
and Right sides (t _{DVA_GDDRX4} t _{DVA_GDDRX4} t _{DIA_GDDRX4} t _{DIA_GDDRX4} t _{DIA_GDDRX4} f _{DATA_GDDRX4} f _{MAX_GDDRX4} ½ UI f _{PCLK} Output TX to Inp Generic DDRX5 I Figure 3.7 and Fi	Input Data Valid After CLK Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency ut RX Margin per Edge nputs/Outputs with Clock and Dat gure 3.9	0.183 0.517 0.775 0.333 0.030	-0.183 0.150 0.225 0.120 0.120 1500 750 - 187.5		-0.229 0.188 0.225 0.148 0.148 1200 600 - 150.0		-0.266 0.218 0.225 0.17 0.174 1034 517 - 129.3	ns + 1/2 UI ns UI ns + 1/2 UI ns + 1/2 UI ns UI ns Mhps Mhz ns MHz ns
and Right sides (t _{DVA_GDDRX4} t _{DVA_GDDRX4} t _{DIA_GDDRX4} t _{DIA_GDDRX4} f _{DATA_GDDRX4} f _{MAX_GDDRX4} ½ UI f _{PCLK} Output TX to Inp Generic DDRX5 I	Input Data Valid After CLK Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency ut RX Margin per Edge nputs/Outputs with Clock and Dat		-0.183 0.150 0.225 0.120 0.120 1500 750 187.5 at Pin (GDE		-0.229 0.188 0.225 0.148 0.148 1200 600 150.0 X.ECLK.Ce		-0.266 0.218 0.225 0.17 0.174 1034 517 129.3 ssing PCLK (ns + 1/2 UI ns UI ns + 1/2 UI ns UI ns UI ns Mbps MHz ns MHz ns Clock Input -
and Right sides (t _{DVA_GDDRX4} t _{DVA_GDDRX4} t _{DIA_GDDRX4} t _{DIA_GDDRX4} t _{DIA_GDDRX4} f _{DATA_GDDRX4} f _{MAX_GDDRX4} ½ UI f _{PCLK} Output TX to Inp Generic DDRX5 I Figure 3.7 and Fi	Input Data Valid After CLK Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency ut RX Margin per Edge nputs/Outputs with Clock and Datagure 3.9 Input Data Set-Up Before		-0.183 0.150 0.225 0.120 0.120 1500 750 187.5 at Pin (GDE		-0.229 0.188 0.225 0.148 0.148 1200 600 150.0 X.ECLK.Ce		-0.266 0.218 0.225 0.17 0.174 1034 517 129.3 ssing PCLK (ns + 1/2 UI ns UI ns + 1/2 UI ns UI ns UI ns Mbps MHz ns MHz ns Clock Input -



Danama - t	Descript's	_!	9		8		-7	11!
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
	Output Data Valid Before	0.280	_	0.269	_	0.326	_	ns
tdvb_gddrx5	CLK Output	-0.120	_	-0.148	_	-0.174	_	ns+1/2UI
	Output Data Valid After CLK	0.280	_	0.269	_	0.326	_	ns
tdQVA_GDDRX5	Output	-0.120	_	-0.148	_	-0.174	_	ns+1/2UI
f _{DATA_GDDRX5}	Input/Output Data Rate	_	1250	_	1200	_	1000	Mbps
f _{MAX_GDDRX5}	Frequency for ECLK	_	625	_	600	_	500	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.400	_	0.417	_	0.500	_	ns
f _{PCLK}	PCLK frequency	_	125.0	_	120.0	_	100.0	MHz
Output TX to Inpu	t RX Margin per Edge	0.120	_	0.102	_	0.126	_	ns
Generic DDRX5 In Figure 3.8 and Fig	puts/Outputs with Clock and Dature 3.10	a Aligned at	Pin (GDDR	X5_RX/TX	ECLK.Alig	ned) using	g PCLK Cloc	k Input -
<u> </u>		_	-0.220	_	-0.229	_	-0.275	ns + 1/2 UI
t _{DVA GDDRX5}	Input Data Valid After CLK	_	0.180	_	0.188	_	0.225	ns
	·	_	0.225	_	0.225	_	0.225	UI
		0.220	_	0.229	_	0.275	_	ns + 1/2 UI
t _{DVE GDDRX5}	Input Data Hold After CLK	0.620	_	0.646	_	0.775	_	ns
	·	0.775	_	0.775	_	0.775	_	UI
twindow gddrx5a	Input Data Valid Window	0.440	_	0.458	_	0.550	_	ns
t _{DIA_GDDRX5}	Output Data Invalid After CLK Output	-	0.120	_	0.148	_	0.174	ns
t _{DIB_GDDRX5}	Output Data Invalid Before CLK Output	_	0.120	_	0.148	_	0.174	ns
f _{DATA_GDDRX5}	Input/Output Data Rate	_	1250	_	1200	_	1000	Mbps
f _{MAX_GDDRX5}	Frequency for ECLK	_	625	_	600	_	500	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.400	_	0.417	_	0.500	_	ns
f _{PCLK}	PCLK frequency	1	125.0	_	120.0	_	100.0	MHz
Output TX to Inpu	t RX Margin per Edge	0.060	_	0.040	_	0.051	_	ns
Soft D-PHY DDRX4	1 Inputs/Outputs with Clock and	Data Center	ed at Pin, u	sing PCLK	Clock Inpu	it		•
	Input Data Set-Up Before	0.133	_	0.167	_	0.193	_	ns
t _{SU_GDDRX4_MP}	CLK	0.2	_	0.2	_	0.2	_	UI
t _{HO_GDDRX4_MP}	Input Data Hold After CLK	0.133	_	0.167	_	0.193	_	ns
	Output Data Valid Before	0.133	_	0.167	_	0.193	_	ns
t _{DVB_GDDRX4_MP}	CLK Output	0.2	_	0.2	_	0.2	_	UI
	Output Data Valid After CLK	0.133	_	0.167	_	0.193	_	ns
t _{DQVA_GDDRX4_MP}	Output	0.2	_	0.2	_	0.2	_	UI
f _{DATA_GDDRX4_MP}	Input Data Bit Rate for MIPI PHY	_	1500	_	1200	_	1034	Mbps
½ UI	Half of Data Bit Time, or 90 degree	0.333	_	0.417	_	0.483	_	ns
f _{PCLK}	PCLK frequency	_	187.5	_	150.0	_	129.3	MHz
Output TX to Inpu	t RX Margin per Edge	0.067		0.083		0.097		ns
Video DDRX71 Inp	outs/Outputs with Clock and Data	Aligned at	Pin (GDDR	X71_RX.EC	LK) using I	PLL Clock	Input - Figu	ure 3.12 and
	Input Valid Bit "i" switch	_	0.264	_	0.264	_	0.3	UI
t _{rpbi_dva}	from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	_	-0.250	_	-0.250	_	-0.249	ns+(1/2+i)*UI



		-9		-8		-7		11
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
	Input Hold Bit "i" switch	0.722	_	0.722	_	0.7	_	UI
t _{RPBi_DVE}	from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	0.235	_	0.235	_	0.249	_	ns+(1/2+i)*UI
t_{TPBi_DOV}	Data Output Valid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	1	0.159	_	0.159	_	0.187	ns+i*UI
t _{TPBi_DOI}	Data Output Invalid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	-0.159	_	-0.159	_	-0.187	_	ns+(i+ 1)*UI
t _{TPBi_skew_UI}	TX skew in UI	_	0.150	_	0.150	_	0.150	UI
t _B	Serial Data Bit Time, = 1UI	1.058	_	1.058	_	1.247	_	ns
f _{DATA_TX71}	DDR71 Serial Data Rate	_	945	_	945	_	802	Mbps
f _{MAX_TX71}	DDR71 ECLK Frequency	_	473	_	473	_	401	MHz
f _{CLKIN}	7:1 Clock (PCLK) Frequency	_	135.0	_	135.0	_	114.5	MHz
Output TX to Input R	X Margin per Edge	0.159	_	0.159	_	0.187	_	ns
Memory Interface			•		•			
DDR3/DDR3L/LPDDI	R2/LPDDR3 READ (DQ Input Da	ta are Align	ed to DQS)	- Figure 3.	8			
tovbdq_ddr3 tovbdq_ddr3L tovbdq_lpddr2 tovbdq_lpddr3	Data Input Valid before DQS Input	-	-0.235	_	-0.235	_	-0.277	ns + 1/2 UI
tdvadq_ddr3 tdvadq_ddr3l tdvadq_ipddr2 tdvadq_ipddr2 tdvadq_ipddr3	Data Input Valid after DQS Input	0.235	_	0.235	_	0.277	_	ns + 1/2 UI
fDATA_DDR3 fDATA_DDR3L fDATA_LPDDR2 fDATA_LPDDR3	DDR Memory Data Rate	_	1066	_	1066	_	904	Mb/s
fmax_eclk_ddr3 fmax_eclk_ddr3l fmax_eclk_lpddr2 fmax_eclk_lpddr3	DDR Memory ECLK Frequency	_	533	_	533	_	452	MHz
fmax_sclk_ddr3 fmax_sclk_ddr3l fmax_sclk_lpddr2 fmax_sclk_lpddr3	DDR Memory SCLK Frequency	ı	133.3	_	133.3	_	113	MHz
DDR3/DDR3L/LPDDI	R2/LPDDR3 WRITE (DQ Output	Data are Ce	entered to I	OQS) - <mark>Figu</mark>	re 3.11			
tDQVBS_DDR3 tDQVBS_DDR3L tDQVBS_LPDDR2 tDQVBS_LPDDR3	Data Output Valid before DQS Output	_	-0.235	_	-0.235	_	-0.277	ns + 1/2 UI
tDQVAS_DDR3 tDQVAS_DDR3L tDQVAS_LPDDR2 tDQVAS_LPDDR3	Data Output Valid after DQS Output	0.235	_	0.235	_	0.277	_	ns + 1/2 UI
fdata_ddr3 fdata_ddr3L fdata_lpddr2 fdata_lpddr3	DDR Memory Data Rate	_	1066	_	1066	_	904	Mb/s

81



Parameter	Description	-9		-8		-7		Unit
raiailletei	Description	Min	Max	Min	Max	Min	Max	Unit
f _{MAX_ECLK_DDR3} f _{MAX_ECLK_DDR3} f _{MAX_ECLK_LPDDR2} f _{MAX_ECLK_LPDDR3}	DDR Memory ECLK Frequency	-	533	I	533	-	452	MHz
fmax_sclk_ddr3 fmax_sclk_ddr3l fmax_sclk_lpddr2 fmax_sclk_lpddr3	DDR Memory SCLK Frequency	_	133.3	ı	133.3	_	113	MHz

Notes:

- Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice Radiant software.
- 2. General I/O timing numbers are based on LVCMOS 1.8, 8 mA, Fast Slew Rate, 0 pF load. Generic DDR timing are numbers based on LVDS I/O.
 - DDR3 timing numbers are based on SSTL15.
 - LPDDR2 and LPDDR3 timing numbers are based on HSUL12.
- Uses LVDS I/O standard for measurements.
- 4. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
- 5. All numbers are generated with the Lattice Radiant software.




Figure 3.7. Receiver RX.CLK.Centered Waveforms




Figure 3.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms





Figure 3.10. Transmit TX.CLK.Aligned Waveforms



Receiver - Shown for one LVDS Channel



Transmitter - Shown for one LVDS Channel




Figure 3.11. DDRX71 Video Timing Waveforms




Figure 3.12. Receiver DDRX71_RX Waveforms






Figure 3.13. Transmitter DDRX71_TX Waveforms

3.18. CrossLink-NX sysCLOCK PLL Timing ($V_{CC} = 1.0 \text{ V}$)

Table 3.32. sysCLOCK PLL Timing ($V_{cc} = 1.0 \text{ V}$)

Parameter	Descriptions	Conditions	Min	Тур.	Max	Units
f _{IN}	Input Clock Frequency (CLKI, CLKFB)	_	10	_	500	MHz
f _{OUT}	Output Clock Frequency	_	6.25	_	800	MHz
f _{VCO}	PLL VCO Frequency	_	800	_	1600	MHz
. 2		Without Fractional- N Enabled	10	_	500	MHz
f _{PFD} ³	Phase Detector Input Frequency	With Fractional-N Enabled	10	_	100	MHz
AC Character	istics		·	·		
t _{DT}	Output Clock Duty Cycle	_	45	_	55	%
t _{PH4}	Output Phase Accuracy	_	- 5	_	5	%
	Outrout Cleak Paried Litter	f _{OUT} ≥ 200 MHz	_	_	250	ps p-p
	Output Clock Period Jitter	f _{OUT} < 200 MHz	_	_	0.05	UIPP
	Output Clock Cycle-to-Cycle Jitter	f _{OUT} ≥ 200 MHz	_	_	250	ps p-p
	Output clock cycle-to-cycle sitter	f _{OUT} < 200 MHz	_	_	0.05	UIPP
	0 6	f _{PFD} ≥ 200 MHz	_	_	250	ps p-p
	Output Clock Phase Jitter	f _{PFD} < 200 MHz	_	_	0.05	UIPP
t _{OPJIT} 1	Output Clock Period Jitter (Fractional-N)	f _{OUT} ≥ 200 MHz	_	_	350	ps p-p
	Output Clock Period sitter (Fractional-N)	f _{OUT} < 200 MHz	_	_	0.07	UIPP
	Outrot Cleak Coale to Coale litter/Freetienal NV	f _{OUT} ≥ 200 MHz	_	_	400	ps p-p
	Output Clock Cycle-to-Cycle Jitter (Fractional-N)	f _{OUT} < 200 MHz	_	_	0.08	UIPP
f _{BW} ⁴	PLL Loop Bandwidth	_	0.45		13	MHz
t _{LOCK} ²	PLL Lock-in Time	_	_	_	10	ms

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Parameter	Descriptions	Conditions	Min	Тур.	Max	Units
t _{UNLOCK}	PLL Unlock Time (from RESET goes HIGH)	_	1	_	50	ns
+	Input Clock Period Jitter	f _{PFD} ≥ 20 MHz	ı	_	500	ps p-p
t _{IPJIT}	input clock Period sitter	f _{PFD} < 20 MHz	1	_	0.01	UIPP
t _{HI}	Input Clock High Time	90% to 90%	0.5	_	_	ns
t _{LO}	Input Clock Low Time	10% to 10%	0.5	_	_	ns
t _{RST}	RST/ Pulse Width	_	1	_	_	ms
f _{SSC_MOD}	Spread Spectrum Clock Modulation Frequency	_	20	_	200	kHz
fssc_mod_amp	Spread Spectrum Clock Modulation Amplitude Range	_	0.25	_	2.00	%
f _{SSC_MOD_STEP}	Spread Spectrum Clock Modulation Amplitude Step Size	_	1	0.25	ı	%

Notes:

- 1. Jitter sample is taken over 10,000 samples for Period jitter, and 1,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.
- 2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.
- 3. Period jitter and cycle-to-cycle jitter numbers are guaranteed for $f_{PFD} > 10$ MHz. For $f_{PFD} < 10$ MHz, the jitter numbers may not be met in certain conditions.
- 4. Result from Lattice Radiant software.

3.19. CrossLink-NX Internal Oscillators Characteristics

Table 3.33. Internal Oscillators (V_{cc} = 1.0 V)

Symbol	Parameter Description	Min	Тур	Max	Unit
f _{CLKHF}	HFOSC CLKK Clock Frequency	418.5	450	481.5	MHz
f _{CLKLF}	LFOSC CLKK Clock Frequency	25.6	32	38.4	kHz
DCH _{CLKHF}	HFOSC Duty Cycle (Clock High Period)	45	50	55	%
DCH _{CLKLF}	LFOSC Duty Cycle (Clock High Period)	45	50	55	%

3.20. CrossLink-NX User I²C Characteristics

Table 3.34. User I^2C Specifications ($V_{CC} = 1.0 \text{ V}$)

Symbol	Parameter	STD Mode		FAST Mode		FAST Mode Plus ²			Units		
Syllibol	Description	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
f _{scl}	SCL Clock Frequency	1	_	100	_	_	400	_	1	1000	kHz
T _{DELAY} 1	Optional delay through delay block	1	_	62	-	-	62	-	1	62	ns

Notes:

- 1. Refer to the I²C Specification for timing requirements. User design should set constraints in Lattice Design software to meet this industrial I²C Specification.
- 2. Fast Mode Plus maximum speed may be achieved by using external pull up resistor on I²C bus. Internal pull up may not be sufficient to support the maximum speed.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



3.21. CrossLink-NX Analog-Digital Converter (ADC) Block Characteristics

Table 3.35. ADC Specifications¹

Symbol	Description	Condition	Min	Тур	Max	Unit
V_{REFINT_ADC}	ADC Internal Reference Voltage	_	1.142	1.2	1.26 ²	V
V_{REFEXT_ADC}	ADC External Reference Voltage	_	1.0	_	1.8	V
N _{RES_ADC}	ADC Resolution	_	_	12	_	bits
ENOB _{ADC}	Effective Number of Bits	_	9.9	11	_	bits
		Bipolar Mode, Internal V _{REF}	V _{CM_ADC} — V _{REFINT_ADC/4}	V_{CM_ADC}	V _{CM_ADC} + V _{REFINT_ADC/4}	V
V_{SR_ADC}	ADC Input Range	Bipolar Mode, External V _{REF}	V _{CM_ADC} — V _{REFEXT_ADC/4}	V _{REFEXT_ADC}	V _{CM_ADC} + V _{REFEXT_ADC/4}	V
		Uni-polar Mode, Internal V _{REF}	0	_	V _{REFINT_ADC}	V
		Uni-polar Mode, External V _{REF}	0	_	1.26 ² 1.8 1.8 1.9 1.8 1.9 1.9 1.8 1.9 1.9 1.8 1.9 1.9 1.8 1.9 1.9 1.8 1.9 1.9 1.8 1.9 1.9 1.8 1.9 1.9 1.9 1.9 1.9 1.9 1.9 1.9 1.9 1.9	V
	ADC Input Common	Internal V _{REF}	_	$V_{REFINT_ADC/2}$	_	V
V_{CM_ADC}	Mode Voltage (for fully differential signals)	External V _{REF}	_	V _{REFEXT_ADC/2}	_	V
f_{CLK_ADC}	ADC Clock Frequency	_	_	25	40	MHz
DC_{CLK_ADC}	ADC Clock Duty Cycle	_	48	50	52	%
f _{INPUT_ADC}	ADC Input Frequency	_	_	_	500	kHz
FS _{ADC}	ADC Sampling Rate	_	_	1	_	MS/s
N _{TRACK_ADC}	ADC Input Tracking Time	_	4	_	_	cycles ³
R _{IN_ADC}	ADC Input Equivalent Resistance	1 MS/s, Sampled @ 2 clock cycles	_	116	_	kΩ
t _{CAL_ADC}	ADC Calibration Time	_	_	_	6500	cycles ³
L _{OUTput_ADC}	ADC Conversion Time	Includes minimum tracking time of four cycles	25	_	_	cycles ³
DNL _{ADC}	ADC Differential Nonlinearity	_	-1	_	1	LSB
INL _{ADC}	ADC Integral Nonlinearity	_	-2 ²	ı	2.21	LSB
SFDR _{ADC}	ADC Spurious Free Dynamic Range	_	67.7	77	_	dBc
THD _{ADC}	ADC Total Harmonic Distortion	_	_	- 76	-66.8	dB
SNR _{ADC}	ADC Signal to Noise Ratio	_	61.9	68	_	dB
SNDR _{ADC}	ADC Signal to Noise Plus Distortion Ratio	_	61.7	67	_	dB
ERR _{GAIN_ADC}	ADC Gain Error	_	-0.5	_	0.5	% FS _{ADC}
ERR _{OFFSET_ADC}	ADC Offset Error	_	-2	_	2	LSB
C _{IN_ADC}	ADC Input Equivalent Capacitance	_	_	2	_	pF

Notes:

- 1. ADC is available in select speed grades. See Ordering Information.
- 2. Not tested; guaranteed by design.
- 3. ADC Sample Clock cycles. See ADC User Guide for Nexus Platform (FPGA-TN-02129) for more details.



3.22. CrossLink-NX Comparator Block Characteristics

Table 3.36. Comparator Specifications¹

Symbol	Description	Min	Тур	Max	Unit
f _{IN_COMP}	Comparator Input Frequency	-	_	10	MHz
V _{IN_COMP}	Comparator Input Voltage	0	_	V _{CCADC18}	V
V _{OFFSET_COMP}	Comparator Input Offset	-23	_	24	mV
V _{HYST_COMP}	Comparator Input Hysteresis	10	_	31	mV
V _{LATENCY_COMP}	Comparator Latency	_	_	31	ns

Note:

3.23. CrossLink-NX Digital Temperature Readout Characteristics

Digital temperature Readout (DTR) is implemented in one of the channels of ADC1.

Table 3.37. DTR Specifications^{1, 2}

Symbol	Description	Condition	Min	Тур	Max	Unit
DTR _{RANGE}	DTR Detect Temperature Range	_	-40	-	100	Ĵ
DTR _{ACCURACY}	DTR Accuracy	with external voltage ¹ reference range of 1.0 V to 1.8 V	-13	±4	13	°C
DTR _{RESOLUTION}	DTR Resolution	with external voltage reference	-0.3	_	0.3	°C

Notes:

- External voltage reference (VREF) should be 0.1% accurate or better. DTR sensitivity to VREF is -4.1 °C per VREF per-cent (for example, if the VREF is 1 % low, then the DTR will read +4.1 °C high).
- 2. DTR is available in select speed grades. See Ordering Information.

3.24. CrossLink-NX Hardened MIPI D-PHY Characteristics

Table 3.38. Hardened D-PHY Input Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed ([Differential) Input DC Specifications					
V _{CMRX(DC)}	Common-mode Voltage in High Speed Mode	_	70	_	330	mV
M	Differential Input HIGH Threshold	0.08 Gbps ≤ V _{IDTH} ≤ 1.5 Gbps	70	_	_	mV
V_{IDTH}		1.5 Gbps < V _{IDTH} ≤ 2.5 Gbps	40	_	_	mV
M	Differential Input LOW Threshold	0.08 Gbps ≤ V _{IDTL} ≤ 1.5 Gbps	_	_	-70	mV
V_{IDTL}		1.5 Gbps < V _{IDTL} ≤ 2.5 Gbps	_	_	-40	mV
V _{IHHS}	Input HIGH Voltage (for HS mode)	_	_	_	460	mV
V _{ILHS}	Input LOW Voltage	_	-40	_	_	mV
V _{TERM-EN}	Single-ended voltage for HS Termination Enable ⁴	_	_	_	450	mV
Z _{ID}	Differential Input Impedance	_	80	100	125	Ω

^{1.} Comparator is available in select speed grades. See Ordering Information.



Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed (D	Differential) Input AC Specifications					
Δν/ 1	Common mode Interference (> 450 MILE)	$0.08 \text{ Gbps} \le \Delta V_{CMRX(HF)} \le 1.5$ Gbps	_	_	100	mV
$\Delta V_{\text{CMRX(HF)}}^1$	Common-mode Interference (>450 MHz)	1.5 Gbps < $\Delta V_{CMRX(HF)}$ ≤ 2.5 Gbps	_	_	50	mV
$\Delta V_{\text{CMRX(LF)}}^{2, 3}$	Common-mode Interference (50 MHz–450 MHz)	$0.08 \text{ Gbps} \le \Delta V_{CMRX(LF)} \le 1.5$ Gbps	-50	_	50	mV
		1.5 Gbps < $\Delta V_{CMRX(LF)}$ ≤ 2.5 Gbps	-25	_	25	mV
C _{CM}	Common-mode Termination	_	_	_	60	pF
Low Power (S	ingle-Ended) Input DC Specifications					
V_{IH}	Low Power Mode Input HIGH Voltage	_	760	_	_	mV
V_{IL}	Low Power Mode Input LOW Voltage	_	_	_	550	mV
$V_{\text{IL-ULP}}$	Ultra Low Power Input LOW Voltage	_	_	_	300	mV
V_{HYST}	Low Power Mode Input Hysteresis	_	25	_	_	mV
$\mathbf{e}_{ extsf{spike}}$	Input Pulse Rejection	_	_	_	300	V∙ps
T _{MIN-RX}	Minimum Pulse Width Response	_	20	_	_	ns
V _{INT}	Peak Interference Amplitude	_	_	_	200	mV
f _{INT}	Interference Frequency	_	450	_	_	MHz
Contention D	etector (LP-CD) DC Specifications					
V _{IHCD}	Contention Detect HIGH Voltage	_	450			mV
V _{ILCD}	Contention Detect LOW Voltage	_	_	_	200	mV

Notes:

- 1. This is peak amplitude of sine wave modulated to the receiver inputs.
- 2. Input common-mode voltage difference compared to average common-mode voltage on the receiver inputs.
- 3. Exclude any static ground shift of 50 mV.
- 4. High Speed Differential R_{TERM} is enabled when both DP and DN are below this voltage.

Table 3.39. Hardened D-PHY Output Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed (D	ifferential) Output DC Specifications					
V _{CMTX}	Common-mode Voltage in High Speed Mode	_	150	200	250	mV
ΔV _{CMTX(1,0)}	V _{CMTX} Mismatch Between Differential HIGH and LOW	_	_	_	5	mV
V _{OD}	Output Differential Voltage	D-PHY-P — D-PHY- N	140	200	270	mV
ΔV _{OD}	V _{OD} Mismatch Between Differential HIGH and LOW	_	_	_	14	mV
V _{OHHS}	Single-Ended Output HIGH Voltage	_	_	_	360	mV
Z _{OS}	Single Ended Output Impedance	_	40	50	68	Ω
Δz_{os}	Z _{OS} mismatch	_	_	_	20	%
High Speed (D	ifferential) Output AC Specifications					
$\Delta V_{\text{CMTX(LF)}}$	Common-Mode Variation, 50 MHz – 450 MHz	_	_	_	25	mV _{RMS}
$\Delta V_{CMTX(HF)}$	Common-Mode Variation, above 450 MHz	_	_	_	15	mV_{RMS}



Symbol	Description	Conditions	Min	Тур	Max	Unit
		$0.08 \text{ Gbps} \le t_R \le 1$ Gbps	_	_	0.30	UI
		1 Gbps < t _R ≤ 1.5 Gbps	_	_	0.35	UI
t _R	Output 20%–80% Rise Time	t _R ≤ 1.5 Gbps	100	_	_	ps
		1.5 Gbps < t _R ≤ 2.5 Gbps	_	_	- 0.35 	UI
		t _R > 1.5 Gbps	50	_	_	ps
		$0.08 \text{ Gbps} \le t_F \le 1$ Gbps	_	_	0.30	UI
		1 Gbps < t _F ≤ 1.5 Gbps	_	-	0.35	UI
t _F	Output 80%–20% Fall Time	t _F ≤ 1.5 Gbps	100	_	_	ps
		1.5 Gbps < t _F ≤ 2.5 Gbps	_	_	0.40	UI
		t _F > 1.5 Gbps	50	_	_	ps
Low Power (Si	ingle-Ended) Output DC Specifications					
V _{OH}	Low Power Mode Output HIGH Voltage	0.08 Gbps ≤ V _{OH} ≤ 1.50 Gbps	1.1	1.2	1.3	V
		V _{OH} > 1.50 Gbps	0.95	_	1.3	V
V _{OL}	Low Power Mode Input LOW Voltage	_	-50	_	50	mV
Z _{OLP}	Output Impedance in Low Power Mode	_	106	_	_	Ω
Low Power (Si	ingle-Ended) Output AC Specifications					
t _{RLP}	15%–85% Rise Time	_	_	_	25	ns
t _{FLP}	85%–15% Fall Time	_	_	_	25	ns
t _{REOT}	HS – LP Mode Rise and Fall Time, 30%–85%	_	-	_	35	ns
T _{LP-PULSE-TX}	Pulse Width of the LP Exclusive-OR Clock	First LP XOR Clock Pulse after STOP State or Last Pulse before STOP State	40	_	_	ns
		All Other Pulses	20	_	0.30 - 0.35 0.40 0.40	ns
T _{LP-PER-TX}	Period of the LP Exclusive-OR Clock	<u> </u>	90	_	_	ns
	Slew Rate @ C _{LOAD} = 0 pF	<u> </u>	_	_	-	mV/ns
	Slew Rate @ C _{LOAD} = 5 pF	<u> </u>	_	_		mV/ns
	Slew Rate @ C _{LOAD} = 20 pF		_	_	250	mV/ns
	Slew Rate @ C _{LOAD} = 70 pF		_	_	150	mV/ns
$\delta V/\delta t_{SR}$	Slew Rate @ C _{LOAD} = 0 to 70 pF (Falling Edge Only)		30 25			mV/ns mV/ns
OV/OLSR	Slew Rate @ C _{LOAD} = 0 to 70 pF (Rising		30	_	_	mV/ns
	Edge Only)		25	_	_	mV/ns
	Slew Rate @ C _{LOAD} = 0 to 70 pF (Rising		30 - 0.075 × (V _{O,INST} - 700)	_	_	mV/ns
	Edge Only)		25 - 0.0625 × (V _{O,INST} - 550)	_	_	mV/ns
C _{LOAD}	Load Capacitance		0	_	70	pF



Table 3.40. Hardened D-PHY Pin Characteristic Specifications

				_		
Symbol	Description	Conditions	Min	Тур	Max	Unit
Pin Characteri	stic Specifications					
V _{PIN}	Pin Signal Voltage Range		-50	_	1350	mV
V _{PIN_LVLP}	Pin Signal Voltage Range in LVLP Operation		-50	_	1150	mV
I _{LEAK}	Pin Leakage Current		-100	_	100	μΑ
V_{GNDSH}	Ground Shift		-50	_	50	mV
V _{PIN(absmax)}	Transient Pin Voltage Level		-0.15	_	1.45	V
T _{VPIN(absmax)}	Maximum Transient Time above V _{PIN(max)} or below V _{PIN(min)}		_	_	20	ns

Table 3.41. Hardened D-PHY Clock Signal Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
Clock Signal Spec	ification					
UI Instantaneous	Ul _{INST}	_	_	-	12.5	ns
LILVariation	ΔUΙ	_	-10%	_	10%	UI
UI Variation		_	-5%	-	5%	UI

Table 3.42. Hardened D-PHY Data-Clock Timing Specifications

Symbol	Description	Conditions	Min	Тур	Max	Unit
Data-Clock Ti	ming Specifications					
т	Data to Clock Skew	$0.08 \text{ Gbps} \le T_{SKEW[TX]}$ $\le 1.00 \text{ Gbps}$	-0.15	_	0.15	UI _{INST}
T _{SKEW[TX]}	Data to Clock Skew	1.00 Gbps < T _{SKEW[TX]} ≤ 1.50 Gbps	-0.20	_	0.20	UI _{INST}
т	Input Data Satus Defeve CIV	0.08 Gbps ≤ T _{SETUP[RX]} ≤ 1.00 Gbps	0.15	_	_	UI
T _{SETUP[RX]}	Input Data Setup Before CLK	1.00 Gbps < T _{SETUP[RX]} ≤ 1.50 Gbps	0.20		UI	
	Inguit Date Hald After CIV	0.08 Gbps ≤ T _{HOLD[RX]} ≤ 1.00 Gbps	0.15	0.15 — —		UI
T _{HOLD[RX]}	Input Data Hold After CLK	1.00 Gbps < T _{HOLD[RX]} ≤ 1.50 Gbps	0.20	_	_	UI
F _{IN_DPHY}	Input frequency to Hardened D-PHY PLL		24		200	MHz
T _{SKEW[TX]} Dynamic	Dynamic Data to Clock Skew (Tx)	> 1.5 Gbps	-0.15	_	0.15	UI _{INST}
ISI	Channel ISI	> 1.5 Gbps	_	_	0.20	UI _{INST}
T _{SETUP[RX]} + T _{HOLD[RX]} Dynamic	Dynamic Data to Clock Skew Window Rx Tolerance	> 1.5 Gbps	0.50	_	_	UI _{INST}



3.25. CrossLink-NX Hardened PCIe Characteristics

3.25.1. PCIe (2.5 Gbps)

Table 3.43. PCIe (2.5 Gbps)

Symbol	Description	Condition	Min.	Тур.	Max.	Unit
Transmitter ¹						
UI	Unit Interval	_	399.88	400	400.12	ps
BW_{TX}	Tx PLL bandwidth	_	1.5	_	22	MHz
$V_{TX-DIFF-PP}$	Differential p-p Tx voltage swing	_	0.8	_	1.2	Vp-p
$V_{TX-DIFF-PP-LOW}$	Low power differential p-p Tx voltage swing	_	0.4	_	1.2	Vp-p
V _{TX-DE-RATIO-3.5dB}	Tx de-emphasis level ratio at 3.5 dB	_	3	_	4	dB
$T_{TX\text{-RISE-FALL}}$	Transmitter rise and fall time	_	0.125	_	_	UI
T _{TX-EYE}	Transmitter Eye, including all jitter sources	_	0.75	_	_	UI
T _{TX-EYE-MEDIAN-to-MAX}	Max. time between jitter median and max deviation from the median	_	_	_	0.125	UI
RL _{TX-DIFF}	Tx Differential Return Loss, including pkg and silicon	_	10	_	_	dB
RL _{TX-CM}	Tx Common Mode Return Loss, including pkg and silicon	50 MHz < freq < 2.5 GHz	6	_	_	dB
$Z_{TX-DIFF-DC}$	DC differential Impedance	_	80	_	120	Ω
V _{TX-CM-AC-P}	Tx AC peak common mode voltage, RMS	_	_	_	20	mV, RMS
I _{TX-SHORT}	Transmitter short-circuit current	_	_	_	90	mA
$V_{TX-DC-CM}$	Transmitter DC common-mode voltage	_	0	_	1.2	V
$V_{TX\text{-}IDLE\text{-}DIFF\text{-}AC\text{-}p}$	Electrical Idle Output peak voltage	_	_	_	20	mV
V _{TX-RCV-DETECT}	Voltage change allowed during Receiver Detect	_	_	_	600	mV
T _{TX-IDLE-MIN}	Min. time in Electrical Idle	_	20		_	ns
T _{TX-IDLE-SET-TO-IDLE}	Max. time from El Order Set to valid Electrical Idle	_	_	_	8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Max. time from Electrical Idle to valid differential output	_	_	_	8	ns
L _{TX-SKEW}	Lane-to-Lane output skew		_	_	500 ps + 2 UI	ps
Receiver ²						
UI	Unit Interval	_	399.88	400	400.12	ps
$V_{RX-DIFF-PP}$	Differential Rx peak-peak voltage	_	0.175	_	1.2	Vp-p
T _{RX-EYE} ³	Receiver eye opening time	_	0.4	_		UI
T _{RX} -EYE-MEDIAN-to-MAX- JITTER ³	Max time delta between median and deviation from median	_	_	_	0.3	UI
RL _{RX-DIFF}	Receiver differential Return Loss, package plus silicon	_	10	_	_	dB



Symbol	Description	Condition	Min.	Тур.	Max.	Unit
RL _{RX-CM}	Receiver common mode Return Loss, package plus silicon	_	6	_	-	dB
Z _{RX-DC}	Receiver DC single ended impedance	_	40	_	60	Ω
Z _{RX-DIFF-DC}	Receiver DC differential impedance	_	80	_	120	Ω
Z _{RX-HIGH-IMP-DC}	Receiver DC single ended impedance when powered down	_	200k	_	_	Ω
V _{RX-CM-AC-P} ³	Rx AC peak common mode voltage	_		_	150	mV, peak
V _{RX-IDLE-DET-DIFF-PP}	Electrical Idle Detect Threshold	_	65	_	175	mVp-p
L _{RX-SKEW}	Receiver –lane-lane skew			_	20	ps

Notes:

- 1. Refer to PCI Express Base Specification Revision 3.0 Table 4.18 test condition and requirement for respective parameters.
- 2. Refer to PCI Express Base Specification Revision 3.0 Table 4.24 test condition and requirement for respective parameters.
- 3. Spec compliant requirement

3.25.2. PCIe (5 Gbps)

Table 3.44. PCIe (5 Gbps)

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
Transmit ¹						
UI	Unit Interval	_	199.94	200	200.06	ps
B _{WTX-PKG-PLL1}	Tx PLL bandwidth corresponding to PKG _{TX-PLL1}	_	8	_	16	MHz
B _{WTX-PKG-PLL2}	Tx PLL bandwidth corresponding to PKG _{TX-PLL2}	_	5	_	16	MHz
P _{KGTX-PLL1}	Tx PLL Peaking corresponding to PKG _{TX-PLL1}	_	_	_	3	dB
P _{KGTX-PLL2}	Tx PLL Peaking corresponding to PKG _{TX-PLL2}	_	_	-	1	dB
V _{TX-DIFF-PP}	Differential p-p Tx voltage swing	_	0.8	-	1.2	V, p-p
V _{TX-DIFF-PP-LOW}	Low power differential p-p Tx voltage swing	_	0.4	_	1.2	V, p-p
V _{TX-DE-RATIO-3.5dB}	Tx de-emphasis level ratio at 3.5 dB	_	3	_	4	dB
V _{TX-DE-RATIO-6dB}	Tx de-emphasis level ratio at 6 dB	_	5.5	-	6.5	dB
T _{MIN-PULSE}	Instantaneous lone pulse width	_	0.9	_	_	UI
T _{TX-RISE-FALL}	Transmitter rise and fall time	_	0.15	_	_	UI
T _{TX-EYE}	Transmitter Eye, including all jitter sources	_	0.75	-	_	UI
T _{TX-DJ}	Tx deterministic jitter > 1.5 MHz	_	_	-	0.15	UI
T _{TX-RJ}	Tx RMS jitter < 1.5 MHz	_	_	_	3	ps, RMS
T _{RF-MISMATCH}	Tx rise/fall time mismatch	_	_	_	0.1	UI
R _{LTX-DIFF}	Tx Differential Return Loss,	50 MHz < freq < 1.25 GHz	10	_	_	dB
INLIX-DIFF	including package and silicon	1.25 GHz < freq < 2.5 GHz	8	_	_	dB



Symbol	Description	Test Conditions	Min	Тур	Max	Unit
R _{LTX-CM}	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	6	_	_	dB
$Z_{TX\text{-DIFF-DC}}$	DC differential Impedance	_	_	_	120	Ω
$V_{TX\text{-}CM\text{-}AC\text{-}PP}$	Tx AC peak common mode voltage, peak-peak	_	_	_	150	mV, p-p
I _{TX-SHORT}	Transmitter short-circuit current	_	_	_	90	mA
$V_{TX\text{-DC-CM}}$	Transmitter DC common-mode voltage	_	0	_	1.2	V
V _{TX-IDLE-DIFF-DC}	Electrical Idle Output DC voltage	_	0	_	5	mV
V _{TX-IDLE-DIFF-AC-p}	Electrical Idle Differential Output peak voltage	_	_	_	20	mV
V _{TX-RCV-DETECT}	Voltage change allowed during Receiver Detect	_	_	_	600	mV
T _{TX-IDLE-MIN}	Min. time in Electrical Idle	_	20	_	_	ns
T _{TX-IDLE-SET-TO-IDLE}	Max. time from El Order Set to valid Electrical Idle	_	_	_	8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Max. time from Electrical Idle to valid differential output	_	_	_	8	ns
Receive ²			•			
L _{TX-SKEW}	Lane-to-Lane output skew	_	_	_	500 + 4 UI	ps
UI	Unit Interval	_	199.94	200	200.06	ps
V _{RX-DIFF-PP}	Differential Rx peak-peak voltage	_	0.343	_	1.2	V, p-p
T _{RX-RJ-RMS}	Receiver random jitter tolerance (RMS)	1.5 MHz – 100 MHz Random noise	_	_	4.2	ps, RMS
T _{RX-DJ}	Receiver deterministic jitter tolerance	_	_	_	88	ps
D	Receiver differential Return	50 MHz < freq < 1.25 GHz	10	_	_	dB
R _{LRX-DIFF}	Loss, package plus silicon	1.25 GHz < freq < 2.5 GHz	8	_	_	dB
R _{LRX-CM}	Receiver common mode Return Loss, package plus silicon	_	6	_	_	dB
Z _{RX-DC}	Receiver DC single ended impedance	_	40	_	60	Ω
Z _{RX-HIGH-IMP-DC}	Receiver DC single ended impedance when powered down	_	200K	_	_	Ω
V _{RX-CM-AC-P} ³	Rx AC peak common mode voltage	_	_	_	150	mV, peak
V _{RX-IDLE-DET-DIFF-PP}	Electrical Idle Detect Threshold	_	65	_	175 ³	mv, pp
L _{RX-SKEW}	Receiver –lane-lane skew	_	_	_	8	ns

Notes:

- 1. Refer to PCI Express Base Specification Revision 3.0 Table 4.18 test condition and requirement for respective parameters.
- 2. Refer to PCI Express Base Specification Revision 3.0 Table 4.24 test condition and requirement for respective parameters.
- 3. Spec compliant requirement

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



3.26. CrossLink-NX Hardened SGMII Receiver Characteristics

3.26.1. SGMII Rx Specifications

Table 3.45. SGMII Rx

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
f _{DATA}	SGMII Data Rate	_	_	1250	_	MHz
f _{REFCLK}	SGMII Reference Clock Frequency (Data Rate / 10)	_	_	125	_	MHz
J _{TOL_Dj}	Jitter Tolerance, Deterministic	Periodic jitter < 300 kHz		_	0.11	UI
J _{TOL_Tj}	Jitter Tolerance, Total	Periodic jitter < 300 kHz		_	0.31	UI
Δf/f	Data Rate and Reference Clock Accuracy	_	-300	_	300	ppm

Note:

3.27. CrossLink-NX sysCONFIG Port Timing Specifications

Table 3.46. CrossLink-NX sysCONFIG Port Timing Specifications

Symbol	Parameter	Device	Min	Тур.	Max	Unit
Master SPI POR/	REFRESH Timing		•			
t _{ICFG}	REFRESH command executed, to the rising edge of INITN (bulk-erase off)	_	_	_	30	μs
t _{VMC}	Time from rising edge of INITN to the valid Master MCLK	ı	_	_	5	μs
f _{MCLK_DEF}	Default MCLK frequency (Before MCLK frequency selection in bitstream)	_	_	3.5	_	MHz
t _{ICFG_POR}	Time during POR, from VCC, VCCAUX, VCCIO0, or VCCIO1 (whichever is the last) pass POR trip voltage, to the rising edge if INITN	_	_	_	5	ms
Slave SPI/I ² C/I3C	POR			•		
t _{MSPI_INH}	Time during POR, from V _{CC} , V _{CCAUX} , V _{CCIOO} or V _{CCIO1} (whichever is the last) pass POR trip voltage, to pull PROGRAMN LOW to prevent entering MSPI mode	_	_	_	1	μs
t _{ACT_PROGRAMN_H}	Minimum time driving PROGRAMN HIGH after last activation clock	ı	50	_	_	ns
t _{CONFIG_CCLK}	Minimum time to start driving CCLK (SSPI) after PROGRAMN HIGH	1	50	_	_	ns
t _{CONFIG_SCL}	Minimum time to start driving SCL (I ² C/I3C) after PROGRAMN HIGH	_	50	_	_	ns
PROGRAMN Con	figuration Timing					
t _{PROGRAMN}	PROGRAMN LOW pulse accepted	_	50	_	_	ns
t _{PROGRAMN_RJ}	PROGRAMN LOW pulse rejected	_	_	_	25	ns
t _{INIT_LOW}	PROGRAMN LOW to INITN LOW	_	_	_	100	ns

^{1.} J_{TOT} can meet the following jitter mask specification: 0 to 3.5 kHz: 10 UI; 3.5 to 700 kHz: log-log slope 10 UI to 0.05 UI; above 700 kHz: 0.05 UI.



Symbol	Parameter	Device	Min	Тур.	Max	Unit
	PROGRAMN LOW to INITN HIGH (bulk-erase	LIFCL-40	_	30	_	μs
t _{INIT_} HIGH	off)	LIFCL-17	_	30	_	μs
t _{DONE_LOW}	PROGRAMN LOW to DONE LOW	_	_	_	55	μs
t _{DONE_HIGH} ²	PROGRAMN HIGH to DONE HIGH	_		_	2	S
t _{IODISS}	PROGRAMN LOW to I/O Disabled	_	_	_	125	ns
Master SPI		•				
f _{MCLK} ¹	Max selected MCLK output frequency	_	_	150	165	MHz
f _{MCLK_DC}	MCLK output clock duty cycle	_	40	_	60	%
t _{MCLKH}	MCLK output clock pulse width HIGH	_	3	_	_	ns
t _{MCLKL}	MCLK output clock pulse width LOW	_	3	_	_	ns
t _{SU_MSI}	MSI to MCLK setup time	_	3	_	_	ns
t _{HD_MSI}	MSI to MCLK hold time	_	0.5	_	_	ns
t _{CO_MSO} ²	MCLK to MSO delay	_	_	_	12	ns
Slave SPI					•	
f _{CCLK}	CCLK input clock frequency	_	_	_	135	MHz
t _{CCLKH}	CCLK input clock pulse width HIGH	_	3.5	_	_	ns
t _{CCLKL}	CCLK input clock pulse width LOW	_	3.5	_	_	ns
t _{VMC_SLAVE}	Time from rising edge of INITN to Slave CCLK driven	_	50	_	_	ns
t _{VMC_MASTER}	CCLK input clock duty cycle	_	40	_	60	%
t _{SU_SSI}	SSI to CCLK setup time	_	3.2	_	_	ns
t _{HD_SSI}	SSI to CCLK hold time	_	1.9	_	_	ns
t _{CO_SSO}	CCLK falling edge to valid SSO output	_	_	_	30	ns
t _{EN_SSO}	CCLK falling edge to SSO output enabled	_	_	_	30	ns
t _{DIS_SSO}	CCLK falling edge to SSO output disabled	_	_	_	30	ns
t _{HIGH_SCSN}	SCSN HIGH time	_	74	_	_	ns
t _{SU_SCSN}	SCSN to CCLK setup time	_	3.5	_	_	ns
t _{HD_SCSN}	SCSN to CCLK hold time	_	1.6	_	_	ns
I ² C/I3C			II.		"	I.
f _{SCL_I2C}	SCL input clock frequency for I ² C	_	_	_	1	MHz
f _{SCL_I3C}	SCL input clock frequency for I3C	_	_	_	12	MHz
t _{SCLH_I2C}	SCL input clock pulse width HIGH for I ² C	_	400	_	_	ns
t _{SCLL_I2C}	SCL input clock pulse width LOW for I ² C	_	400	_	_	ns
t _{SU_SDA_I2C}	SDA to SCL setup time for I ² C	_	250	_	_	ns
t _{HD_SDA_I2C}	SDA to SCL hold time for I ² C	_	50	_	_	ns
t _{SU_SDA_I3C}	SDA to SCL setup time for I3C	_	30	_	_	ns
t _{HD_SDA_I3C}	SDA to SCL hold time for I3C	_	30	_	_	ns
t _{CO_SDA}	SCL falling edge to valid SDA output	_	_	_	200	ns
t _{EN_SDA}	SCL falling edge to SDA output enabled	_	_	_	200	ns
t _{DIS_SDA}	SCL falling edge to SDA output disabled	_	_	_	200	ns
Wake-Up Timing					•	
twakeup_done_high ²	Last configuration clock cycle to DONE going HIGH	_	_	_	60	μs
t _{FIO_EN} ²	User I/O enabled in Early I/O Mode	LIFCL-40	_		31184	cycles
		LIFCL-17	_		20688	cycles
t _{IOEN} ²	Config clock to user I/O enabled	_	130	_	_	ns



Symbol	Parameter	Device	Min	Тур.	Max	Unit
t _{MCLKZ} ^{2, 3}	Master MCLK to Hi-Z	_	_	-	2.5	μs

Notes:

- 1. f_{MCLK} has a dependency on HFOSC and is 1/3 of f_{CLKHF} .
- 2. Based on 30k uncompressed/unauthenticated/default MCLK timing (3.5 MHz)/x1. Other permutations result in different values.
- 3. Measure using LVCMOS18, default MCLK frequency, slow slew rate.




Figure 3.14. Master SPI POR/REFRESH Timing




Figure 3.15. Slave SPI/I²C/I3C POR/REFRESH Timing

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.16. Master SPI PROGRAMN Timing




Figure 3.17. Slave SPI/I²C/I3C PROGRAMN Timing






Figure 3.18. Master SPI Configuration Timing




Figure 3.19. Slave SPI Configuration Timing




Figure 3.20. I²C /I3C Configuration Timing

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.21. Master SPI Wake-Up Timing




Figure 3.22. Slave SPI/I²C/I3C Wake-Up Timing



3.28. JTAG Port Timing Specifications

Table 3.47. JTAG Port Timing Specifications

Symbol	Parameter	Min	Тур.	Max	Units
f _{MAX}	TCK clock frequency	_	_	25	MHz
t _{BTCPH}	TCK clock pulse width high	20	_	_	ns
t _{BTCPL}	TCK clock pulse width low	20	_	_	ns
t _{BTS}	TCK TAP setup time	5	_	_	ns
t _{BTH}	TCK TAP hold time	5	_	_	ns
t _{BTRF}	TAP controller TDO rise/fall time ¹	100	_	_	mV/ns
t _{BTCO}	TAP controller falling edge of clock to valid output	_	_	14	ns
t _{BTCODIS}	TAP controller falling edge of clock to valid disable	_	_	14	ns
t _{BTCOEN}	TAP controller falling edge of clock to valid enable	_	_	14	ns
t _{BTCRS}	BSCAN test capture register setup time	8	_	_	ns
t _{BTCRH}	BSCAN test capture register hold time	25	_	_	ns
t _{BUTCO}	BSCAN test update register, falling edge of clock to valid output	_	_	25	ns
t _{BTUODIS}	BSCAN test update register, falling edge of clock to valid disable	_	_	25	ns
t _{BTUPOEN}	BSCAN test update register, falling edge of clock to valid enable	_	_	25	ns

Note:

1. Based on default IO setting of slow slew rate.





Figure 3.23. JTAG Port Timing Waveforms

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



3.29. Switching Test Conditions

Figure 3.24 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 3.48.



*CL Includes Test Fixture and Probe Capacitance

Figure 3.24. Output Test Load, LVTTL and LVCMOS Standards

Table 3.48. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	R ₂	C _L	Timing Ref.	V _T
LVTTL and other LVCMOS settings (L \geq H, H \geq L)	∞	∞	0 pF	LVCMOS 3.3 = 1.5 V	_
				LVCMOS 2.5 = V _{CCIO} /2	_
				LVCMOS 1.8 = V _{CCIO} /2	_
				LVCMOS 1.5 = V _{CCIO} /2	_
				LVCMOS 1.2 = V _{CCIO} /2	_
LVCMOS 2.5 I/O (Z ≥ H)	∞	1 ΜΩ	0 pF	V _{CCIO} /2	_
LVCMOS 2.5 I/O (Z ≥ L)	1 ΜΩ	8	0 pF	V _{CCIO} /2	V _{CCIO}
LVCMOS 2.5 I/O (H ≥ Z)	∞	100	0 pF	V _{OH} - 0.10	_
LVCMOS 2.5 I/O (L ≥ Z)	100	∞	0 pF	V _{OL} + 0.10	V _{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.



4. DC and Switching Characteristics for Automotive

All specifications in this Chapter are characterized within recommended operating conditions unless otherwise specified.

4.1. Absolute Maximum Ratings

Table 4.1. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
V _{CC} , V _{CCECLK}	Supply Voltage	-0.5	1.10	V
V _{CCAUX} , V _{CCAUXA} , V _{CCAUXH3} , V _{CCAUXH4} , V _{CCAUXH5}	Supply Voltage	-0.5	1.98	V
V _{CCIO0, 1, 2, 6, 7}	I/O Supply Voltage	-0.5	3.63	V
V _{CCIO3, 4, 5}	I/O Supply Voltage	-0.5	1.98	V
V _{CCPLL_DPHY0, 1}	Hardened D-PHY PLL Supply Voltage	-0.5	1.10	V
V _{CCPLLSD0}	SerDes Block PLL Supply Voltage	-0.5	1.98	V
V _{CCA_DPHY0, 1}	Analog Supply Voltage for Hardened D-PHY	-0.5	1.98	V
V _{CC_DPHY0, 1}	Digital Supply Voltage for Hardened D-PHY	-0.5	1.10	V
V _{CCSD0}	SerDes Supply Voltage	-0.5	1.10	V
V _{CCADC18}	ADC Block 1.8 V Supply Voltage	-0.5	1.98	V
V _{CCAUXSD}	SerDes and AUX Supply Voltage	-0.5	1.98	V
_	Input or I/O Voltage Applied, Bank 0, Bank 1,Bank 2, Bank 6, Bank 7	-0.5	3.63	V
_	Input or I/O Voltage Applied, Bank 3, Bank 4, Bank 5	-0.5	1.98	V
_	Voltage Applied on SerDes Pins	-0.5	1.98	V
T _A	Storage Temperature (Ambient)	-65	+150	°C
T _J	Junction Temperature	_	+125	°C

Notes:

- 1. Stress above those listed under the *Absolute Maximum Ratings* may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- 2. Compliance with the Lattice Thermal Management document is required.
- 3. All voltages referenced to GND.
- 4. All V_{CCAUX} should be connected on PCB.



4.2. Recommended Operating Conditions⁵

Table 4.2. Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
V _{CC} , V _{CCECLK}	Core Supply Voltage	V _{CC} = 1.0	0.95	1.00	1.05	V
V _{CCAUX}	Auxiliary Supply Voltage	Bank 0, Bank 1, Bank 2, Bank 6, Bank 7	1.746	1.80	1.89	V
V _{CCAUXH3/4/5}	Auxiliary Supply Voltage	Bank 3, Bank 4, Bank 5	1.746	1.80	1.89	V
V _{CCAUXA}	Auxiliary Supply Voltage for core logic	-	1.746	1.80	1.89	V
		V _{CCIO} = 3.3 V, Bank 0, Bank 1, Bank 2, Bank 6, Bank 7	3.135	3.30	3.465	٧
		V _{CCIO} = 2.5 V, Bank 0, Bank 1, Bank 2, Bank 6, Bank 7	2.375	2.50	2.625	V
		V _{CCIO} = 1.8 V, All Banks	1.71	1.80	1.89	V
V_{CCIO}	I/O Driver Supply Voltage	V _{CCIO} = 1.5 V, All Banks ⁴	1.425	1.50	1.575	V
		V _{CCIO} = 1.35 V, All Banks (For DDR3L Only)	1.2825	1.35	1.4175	٧
		V _{CCIO} = 1.2 V, All Banks ⁴	1.14	1.20	1.26	V
		V _{CCIO} = 1.0 V, Bank 3, Bank 4, Bank 5	0.95	1.00	1.05	V
D-PHY External	Power Supplies					
V _{CCA_D-PHY}	D-PHY Analog Power Supply	_	1.71	1.80	1.89	V
V _{CC_D-PHY}	D-PHY Digital Power Supply	_	0.95	1.00	1.05	V
V _{CCPLL_D-PHY}	D-PHY PLL Power Supply	_	0.95	1.00	1.05	V
ADC External Po	ower Supplies					
V _{CCADC18}	ADC 1.8 V Power Supply	_	1.71	1.80	1.89	V
SerDes Block Ex	ternal Power Supplies					
V _{CCSD0}	Supply Voltage for SerDes Block and SerDes I/O	_	0.95	1.00	1.05	٧
V _{CCPLLSD0}	SerDes Block PLL Supply Voltage	_	1.71	1.80	1.89	V
V _{CCAUXSD}	SerDes Block Auxiliary Supply Voltage	_	1.71	1.80	1.89	V
Operating Temp	perature					
t _{JAUTO}	Junction Temperature, Automotive Operation	_	-40	_	125	°C

Notes:

- 1. For correct operation, all supplies must be held in their valid operation voltage range.
- 2. All supplies with same voltage should be from the same voltage source. Proper isolation filters are needed to properly isolate noise from each other.
- 3. Common supply rails must be tied together except SerDes.
- 4. MSPI (Bank0) and JTAG, SSPI, I^2 C, and I3C (Bank 1) ports are supported for $V_{CCIO} = 1.8 \text{ V}$ to 3.3 V.



4.3. Power Supply Ramp Rates

Table 4.3. Power Supply Ramp Rates

Symbol	mbol Parameter		Тур	Max	Unit
t _{RAMP}	Power Supply ramp rates for all supplies ¹		_	50	V/ms

Notes:

- Assumes monotonic ramp rates.
- All supplies need to be in the operating range as defined in Recommended Operating Conditions, when the device has completed configuration and entering into User Mode. Supplies that are not in the operating range needs to be adjusted to faster ramp rate, or you have to delay configuration or wake up.

4.4. Power up Sequence

Power-On-Reset (POR) puts the CrossLink-NX device into a reset state. There is no power up sequence required for the CrossLink-NX device.

Table 4.4. Power-On Reset

Symbol	Parameter		Min	Тур	Max	Unit
Power-On-Reset ramp-up trip		V _{CC}	0.72	1	0.84	V
V_{PORUP} point (Monitoring V_{CC} , V_{CCAUX} , V_{CCI00} , and V_{CCI01})	V _{CCAUX}	1.30	1	1.71	V	
	V_{CCI00} , and V_{CCI01})	V _{CCIO0} ,V _{CCI01}	0.87	1	1.07	V
Power-On-Reset ramp-up trip		V _{CC}	0.48	1	0.85	V
V_{PORDN}	point (Monitoring V_{CC} and V_{CCAUX})	V _{CCAUX}	1.36	1	1.57	V

4.5. On-Chip Programmable Termination

The CrossLink-NX devices support a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 40 Ω , 50 Ω , 60 Ω , or 75 Ω .
- Common mode termination of 100 Ω for differential inputs.




Figure 4.1. On-Chip Termination

See Table 4.5 for termination options for input modes.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 4.5. On-Chip Termination Options for Input Modes

IO_TYPE	Differential Termination Resistor ^{1, 2}	Terminate to V _{CCIO} /2 ^{1, 2}
subLVDS	100, OFF	OFF
SLVS	100, OFF	OFF
MIPI_DPHY	100	OFF
HSTL15D_I	100, OFF	OFF
SSTL15D_I	100, OFF	OFF
SSTL135D_I	100, OFF	OFF
HSUL12D	100, OFF	OFF
LVCMOS15H	OFF	OFF
LVCMOS12H	OFF	OFF
LVCMOS10H	OFF	OFF
LVCMOS12H	OFF	OFF
LVCMOS10H	OFF	OFF
LVCMOS18H	OFF	OFF, 40, 50, 60, 75
HSTL15_I	OFF	50
SSTL15_I	OFF	OFF, 40, 50, 60, 75
SSTL135_I	OFF	OFF, 40, 50, 60, 75
HSUL12	OFF	OFF, 40, 50, 60, 75

Notes

- 1. TERMINATE to $V_{CCIO}/2$ (Single-Ended) and DIFFRENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only left and right banks have this feature.
- 2. Use of TERMINATE to V_{CCIO}/2 and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank. On-chip termination tolerance –10%/+60%.

Refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for on-chip termination usage and value ranges.

4.6. Hot Socketing Specifications

Table 4.6. Hot Socketing Specifications for GPIO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I _{DK}	Input or I/O Leakage Current for Wide Range I/O (excluding MCLK/MCSN/MOSI/INITN/DONE)	$0 < V_{IN} < V_{IH}(max)$ $0 < V_{CC} < V_{CC}(max)$ $0 < V_{CCIO} < V_{CCIO}(max)$ $0 < V_{CCAUX} < V_{CCAUX}(max)$	-1.5	-	1.5	mA

Notes:

- I_{DK} is additive to I_{PU}, I_{PD}, or I_{BH}.
- Hot socketing specs are defined at a device junction temperature of 85 °C or below. When the device temperature is above 85 °C, the I_{DK} current can exceed the above spec.
- Going beyond the hot socketing ranges specified here will cause exponentially higher Leakage currents and potential reliability issues. A total of 64 mA per 8 I/O should not be exceeded.

4.7. ESD Performance

Refer to the CrossLink-NX Product Family Qualification Summary for complete Automotive grade qualification data, including ESD performance.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



4.8. DC Electrical Characteristics

Table 4.7. DC Electrical Characteristics - Wide Range

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I _{IL} , I _{IH} ¹	Input or I/O Leakage current (Commercial/Industrial)	$0 \le V_{IN} \le V_{CCIO}$	_	-	10	μΑ
I _{IH} ²	Input or I/O Leakage current	$V_{CCIO} \le V_{IN} \le V_{IH} $ (max)	_	_	100	μΑ
I _{PU}	I/O Weak Pull-up Resistor Current	$0 \le V_{IN} \le 0.7 \times V_{CCIO}$	-30	_	-150	μΑ
I _{PD}	I/O Weak Pull-down Resistor Current	V _{IL} (max) ≤ V _{IN} ≤ V _{CCIO}	30	_	150	μΑ
I _{BHLS}	Bus Hold Low Sustaining Current	V _{IN} = V _{IL} (max)	30	_		μΑ
I _{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	-30	_		μΑ
I _{BHLO}	Bus Hold Low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	150	μΑ
I _{BHHO}	Bus Hold High Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-150	μΑ
V _{BHT}	Bus Hold Trip Points	_	V _{IL} (max)	_	V _{IH} (min)	V

Notes:

- 1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.
- 2. The input leakage current I_{IH} is the worst case input leakage per GPIO when the pad signal is high and also higher than the bank V_{CCIO} . This is considered a mixed mode input.

Table 4.8. DC Electrical Characteristics - High Speed

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I _{IL} , I _{IH} ¹	Input or I/O Leakage	$0 \le V_{IN} \le V_{CCIO}$	_	_	10	μΑ
I _{PU}	I/O Weak Pull-up Resistor Current	$0 \le V_{IN} \le 0.7 \times V_{CCIO}$	-30	-	-150	μΑ
I _{PD}	I/O Weak Pull-down Resistor Current	V _{IL} (max) ≤ V _{IN} ≤ V _{CCIO}	30	_	150	μΑ
I _{BHLS}	Bus Hold Low Sustaining Current	V _{IN} = V _{IL} (max)	30	_	_	μΑ
I _{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	-30	_	_	μΑ
I _{BHLO}	Bus hold low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	150	μΑ
I _{BHHO}	Bus hold high Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-150	μΑ
V _{BHT}	Bus Hold Trip Points	_	V _{IL} (max)	_	V _{IH} (min)	V

Note: Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.

Table 4.9. Capacitors - Wide Range

Symbol	Parameter	Condition	Min	Тур	Max	Unit
C ₁ ¹	I/O Capacitance ¹	V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = typ., V_{IO} = 0 to V_{CCIO} + 0.2V	1	6	1	pF
C ₂ ¹	Dedicated Input Capacitance ¹	V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = typ., V_{IO} = 0 to V_{CCIO} + 0.2V	-	6	_	pF

Note:

1. $T_A 25 \, {}^{\circ}\text{C}$, f = 1.0 MHz.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 4.10. Capacitors - High Performance

Symbol	Parameter	Condition	Min	Тур	Max	Unit
C ₁ ¹	I/O Capacitance ¹	$V_{CCIO} = 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.},$ $V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	1	6	-	pF
C ₂ ¹	Dedicated Input Capacitance ¹	$V_{CCIO} = 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.},$ $V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	-	6	_	pF
C ₃ ¹	D-PHY I/O Capacitance	$V_{CCA_D-PHY} = 1.8 \text{ V}, V_{CC} = \text{typ.}, V_{IO} = 0$ to $V_{CCA_D-PHY} + 0.2 \text{ V}$	ı	5	1	pF
C ₄ ¹	SerDes I/O Capacitance	$V_{CCSD0} = 1.0 \text{ V}, V_{CC} = \text{typ.}, V_{IO} = 0 \text{ to}$ $V_{CCSD0} + 0.2 \text{ V}$	1	5		pF

Note:

Table 4.11. Single Ended Input Hysteresis – Wide Range

IO_TYPE	VCCIO	TYP Hysteresis
LVCMOS33	3.3 V	250 mV
LVCMOS25	3.3 V	200 mV
	2.5 V	250 mV
LVCMOS18	1.8 V	180 mV
LVCMOS15	1.5 V	50 mV
LVCMOS12	1.2 V	0
LVCMOS10	1.2 V	0

Table 4.12. Single Ended Input Hysteresis – High Performance

IO_TYPE	VCCIO	TYP Hysteresis
LVCMOS18H	1.8 V	180 mV
LVCMOS15H	1.8 V	50 mV
LVCMOS13H	1.5 V	150 mV
LVCMOS12H	1.2 V	0
LVCMOS10H	1.0 V	0
MIPI-LP-RX	1.2 V	>25 mV

4.9. Supply Currents

For estimating and calculating current, use Power Calculator in Lattice Design software.

This operating and peak current is design dependent, and can be calculated in Lattice Design Software. Some blocks can be placed into low current standby modes. Refer to Power Management and Calculation for CrossLink-NX Devices (FPGA-TN-02075).

^{1.} $T_A 25 \, {}^{\circ}\text{C}$, f = 1.0 MHz.



4.10. sysI/O Recommended Operating Conditions

Table 4.13. sysI/O Recommended Operating Conditions

Standard	Support Banks	V _{ccio} (Input)	V _{CCIO} (Output)
Standard		Тур.	Тур.
Single-Ended			
LVCMOS33	0, 1, 2, 6, 7	3.3	3.3
LVTTL33	0, 1, 2, 6, 7	3.3	3.3
LVCMOS25 ^{1, 2}	0, 1, 2, 6, 7	2.5, 3.3	2.5
LVCMOS18 ^{1, 2}	0, 1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	1.8
LVCMOS18H	3, 4, 5	1.8	1.8
LVCMOS15 ^{1, 2}	0, 1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	1.5
LVCMOS15H1	3, 4, 5	1.5, 1.8	1.5
LVCMOS12 ^{1, 2}	0, 1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	1.2
LVCMOS12H1	3, 4, 5	1.2, 1.35 ⁷ , 1.5, 1.8	1.2
LVCMOS10 ¹	0, 1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	
LVCMOS10H1	3, 4, 5	1.0, 1.2, 1.35 ⁷ , 1.5, 1.8	1.0
LVCMOS10R ¹	3, 4, 5	1.0, 1.2, 1.35 ⁷ , 1.5, 1.8	
SSTL135_I, SSTL135_II ³	3, 4, 5	1.35 ⁷	1.35
SSTL15_I, SSTL15_II ³	3, 4, 5	1.5 ⁸	1.5 ⁸
HSTL15_I ³	3, 4, 5	1.5 ⁸	1.5 ⁸
HSUL12 ³	3, 4, 5	1.2	1.2
MIPI D-PHY LP Input ⁶	3, 4, 5	1.2	1.2
Differential ⁶			
LVDS	3, 4, 5	1.8	1.8
LVDSE ⁵	0, 1, 2, 6, 7	_	2.5
subLVDS	3, 4, 5	1.8	_
subLVDSE ⁵	0, 1, 2, 6, 7	_	1.8
subLVDSEH⁵	3, 4, 5	_	1.8
SLVS ⁶	3, 4, 5	1.0, 1.2, 1.35 ⁷ , 1.5, 1.8 ⁴	1.2, 1.35 ⁷ , 1.5, 1.8 ⁴
MIPI D-PHY ⁶	3, 4, 5	1.2	1.2
LVCMOS33D ⁵	0, 1, 2, 6, 7	_	3.3
LVTTL33D ⁵	0, 1, 2, 6, 7	_	3.3
LVCMOS25D ⁵	0, 1, 2, 6, 7	_	2.5
SSTL135D_I, SSTL135D_II ⁵	3, 4, 5	_	1.35 ⁷
SSTL15D_I, SSTL15D_II ⁵	3, 4, 5	_	1.5
HSTL15D_I ⁵	3, 4, 5	_	1.5
HSUL12D ⁵	3, 4, 5	_	1.2

Notes:

- Single-ended input can mix into I/O Banks with V_{CCIO} different from the standard requires due to some of these input standards use internal supply voltage source (V_{CC}, V_{CCAUX}) to power the input buffer, which makes them to be independent of V_{CCIO} voltage. For more details, please refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067). The following is a brief guideline to follow:
 - a. Weak pull-up on the I/O must be set to OFF.
 - b. Bank 3, Bank 4, and Bank 5 I/O can only mix into banks with V_{CCIO} higher than the pin standard, due to clamping diode on the pin in these banks. Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 does not have this restriction.
 - c. LVCMOS25 uses V_{CCIO} supply on input buffer in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7. It can be supported with V_{CCIO} = 3.3 V to meet the V_{IH} and V_{IL} requirements, but there is additional current drawn on V_{CCIO} . Hysteresis has to be disabled when using 3.3 V supply voltage.
 - d. LVCMOS15 uses V_{CCIO} supply on input buffer in Bank 3, Bank 4, and Bank 5. It can be supported with V_{CCIO} = 1.8 V to meet the V_{IH} and V_{IL} requirements, but there is additional current drawn on V_{CCIO} .



- 2. Single-ended LVCMOS inputs can mixed into I/O Banks with different V_{CCIO} , providing weak pull-up is not used. For additional information on Mixed I/O in Bank V_{CCIO} , refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067).
- These inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V_{CCAUXH} power supply. These inputs require the V_{REF} pin to provide the reference voltage in the Bank. Refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 4. All differential inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V_{CCAUXH} power supply. There is no differential input signaling supported in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7.
- 5. These outputs are emulating differential output pair with single-ended output drivers with true and complement outputs driving on each of the corresponding true and complement output pair pins. The common mode voltage, V_{CM}, is ½ × V_{CCIO}. Refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 6. Soft MIPI D-PHY HS using sysl/O is supported with SLVS input and output that can be placed in banks with V_{CCIO} voltage shown in SLVS. D-PHY with HS and LP modes supported needs to be placed in banks with V_{CCIO} voltage = 1.2 V. Soft MIPI D-PHY LP input and output using sysl/O are supported with LVCMOS12.
- 7. $V_{CCIO} = 1.35 \text{ V}$ is only supported in Bank 3, Bank 4, and Bank 5, for use with DDR3L interface in the bank. These Input and Output standards can fit into the same bank with the $V_{CCIO} = 1.35 \text{ V}$.
- 8. LVCMOS15 input uses V_{CCIO} supply voltage. If V_{CCIO} is 1.8 V, the DC levels for LVCMOS15 are still met, but there could be increase in input buffer current.

4.11. sysI/O Single-Ended DC Electrical Characteristics³

Table 4.14. sysI/O DC Electrical Characteristics – Wide Range I/O

Input/Output		V _{IL}	VIII	İ	V _{OL} Max	V _{OH} Min	1 / 4 \	1 (m A)	
Standard ²	Min (V)	Max (V)	Min (V)	Max (V)	(V)	(V)	I _{OL} (mA)	I _{OH} (mA)	
LVTTL33 LVCMOS33	-	0.8	2.0	3.465 ⁴	0.4	V _{CCIO} – 0.4	2, 4, 8, 12, 16, "50RS" ³	-2, -4, -8, -12, -16, "50RS" ³	
LVCMOS25	_	0.7	1.7	3.465 ⁴	0.4	V _{CCIO} – 0.45	2, 4, 8, 10, "50RS" ³	-2, -4, -8, -10, "50RS" ³	
LVCMOS18	_	0.35 × V _{CCIO}	0.65 × V _{CCIO}	3.465 ⁴	0.4	V _{CCIO} – 0.45	2, 4, 8, "50RS" ³	-2, -4, -8, "50RS" ³	
LVCMOS15	_	0.35 × V _{CCIO}	0.65 × V _{CCIO}	3.465 ⁴	0.4	V _{CCIO} – 0.4	2, 4	-2, -4	
LVCMOS12	1	0.35 × V _{CCIO}	0.65 × V _{CCIO}	3.465 ⁴	0.4	V _{CCIO} – 0.4	2, 4	-2, -4	
LVCMOS10	_	0.35 × V _{CCIO}	0.65 × V _{CCIO}	3.465 ⁴	No O/P Support				

Notes:

- For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.
- For the types of I/O standard supported in which bank, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 3. Select "50RS" in driver strength is selecting 50 Ω series impedance driver.
- 4. V_{IH} (MAX) for inputs on these standards (in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7) can go up to 3.465 V if the input clamp is OFF. Otherwise, the input cannot be higher than VCCIO + 0.3 V.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



Table 4.15. sysI/O DC Electrical Characteristics – High Performance I/O³

Input/Output		V _{IL}	V _{IH}		V _{oL} Max	V _{OH} Min	1 /m 1	I (m A)
Standard ²	Min (V)	Max (V)	Min (V)	Max (V)	(V)	(V)	I _{OL} (mA)	I _{OH} (mA)
LVCMOS18H		0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.4	V _{CCIO} – 0.45	2, 4, 8, 12, "50RS" ³	-2, -4, -8, -12, "50RS" ³
LVCMOS15H		0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.4	V _{CCIO} – 0.4	2, 4, 8, "50RS" ³	-2, -4, -8, "50RS" ³
LVCMOS12H		0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.4	V _{CCIO} – 0.4	2, 4, 8, "50RS" ³	-2, -4, -8, "50RS" ³
LVCMOS10H		0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.27 × V _{CCIO}	0.75 × V _{CCIO}	2, 4	-2, -4
SSTL15_I		V _{REF} - 0.10	V _{REF} + 0.1	V _{CCIO} + 0.3	0.30	V _{CCIO} – 0.30	7.5	-7.5
SSTL15_II		V _{REF} - 0.10	V _{REF} + 0.1	V _{CCIO} + 0.3	0.30	V _{CCIO} – 0.30	8.8	-8.8
HSTL15_I		V _{REF} - 0.10	V _{REF} + 0.1	V _{CCIO} + 0.3	0.40	V _{CCIO} – 0.40	8	-8
SSTL135_I		V _{REF} – 0.09	V _{REF} + 0.09	V _{CCIO} + 0.3	0.27	V _{CCIO} – 0.27	6.75	-6.75
SSTL135_II		V _{REF} – 0.09	V _{REF} + 0.09	V _{CCIO} + 0.3	0.27	V _{CCIO} – 0.27	8	-8
LVCMOS10R		V _{REF} - 0.10	V _{REF} + 0.10	V _{CCIO} + 0.3	_			_
HSUL12		V _{REF} - 0.10	V _{REF} + 0.10	V _{CCIO} + 0.3	0.3	V _{CCIO} – 0.3	8.0, 7.5, 6.25, 5	-8.0, -7.5, -6.25, -5

- For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.
- 2. For the types of I/O standard supported in which bank, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 3. Select "50RS" in driver strength is selecting 50 Ω series impedance driver.

Table 4.16. I/O Resistance Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
50RS	Output Drive Resistance when 50RS Drive Strength Selected	V _{CCIO} = 1.8 V, 2.5 V, or 3.3 V	_	50	-	Ω
R _{DIFF}	Input Differential Termination Resistance	Bank 3, Bank 4, and Bank 5 for I/O selected to be differential		100		Ω
	Input Single Ended Termination Resistance		36	40	64	
SE Input		Bank 3, Bank 4, and Bank 5 for I/O	46	50	80	
Termination		selected to be Single Ended	56	60	96	Ω
			71	75	120	



4.12. sysI/O Differential DC Electrical Characteristics

4.12.1. LVDS

LVDS input buffer on CrossLink-NX is operating with $V_{CCAUX} = 1.8 \text{ V}$ and independent of Bank V_{CCIO} voltage. LVDS output buffer is powered by the Bank V_{CCIO} at 1.8 V.

LVDS can only be supported in Bank 3, Bank 4, and Bank 5. LVDS25 output can be emulated with LVDS25E in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7. This is described in LVDS25E (Output Only) section.

Table 4.17. LVDS DC Electrical Characteristics¹

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{INP} , V _{INM}	Input Voltage	_	0	_	1.60	V
V _{ICM}	Input Common Mode Voltage	Half the sum of the two Inputs	0.05	_	1.55 ²	V
V _{THD}	Differential Input Threshold	Difference between the two Inputs	±100	_	_	mV
I _{IN}	Input Current	Power On or Power Off	_	_	±10	μΑ
V _{OH}	Output High Voltage for V _{OP} or V _{OM}	R _T = 100 Ω	_	1.425	1.60	V
V _{OL}	Output Low Voltage for V _{OP} or V _{OM}	R _T = 100 Ω	0.9	1.075	_	V
V _{OD}	Output Voltage Differential	$(V_{OP} - V_{OM})$, $R_T = 100 \Omega$	250	350	450	mV
ΔV_{OD}	Change in V _{OD} Between High and Low	_	_	_	50	mV
V _{OCM}	Output Common Mode Voltage	$(V_{OP} + V_{OM})/2$, $R_T = 100 \Omega$	1.125	1.25	1.375	V
ΔV_{OCM}	Change in V _{OCM} , V _{OCM(MAX)} - V _{OCM(MIN)}	_	_	_	50	mV
I _{SAB}	Output Short Circuit Current	V _{OD} = 0 V Driver outputs shorted to each other	_	_	12	mA
ΔV_{OS}	Change in V _{OS} between H and L	_	_	_	50	mV

Notes:

- 1. LVDS input or output are supported in Bank 3, Bank 4, and Bank 5. LVDS input uses V_{CCAUX} on the differential input comparator, and can be located in any V_{CCIO} voltage bank. LVDS output uses V_{CCIO} on the differential output driver, and can only be located in bank with $V_{CCIO} = 1.8 \text{ V}$.
- 2. V_{ICM} is depending on VID, input differential voltage, so the voltage on pin cannot exceed $V_{INP/INN(min/max)}$ requirements. $V_{ICM(min)} = V_{INP/INN(min)} + \frac{1}{2} V_{ID}$, $V_{ICM(max)} = V_{INP/INN(max)} \frac{1}{2} V_{ID}$. Values in the table is based on minimum V_{ID} of +/- 100 mV.



4.12.2. LVDS25E (Output Only)

Three sides of the CrossLink-NX devices, Top, Left and Right, support LVDS25 outputs with emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 4.2 is one possible solution for point-to-point signals.

Table 4.18. LVDS25E DC Conditions

Parameter	Description	Typical	Unit
V _{CCIO}	Output Driver Supply (±5%)	2.50	V
Z _{OUT}	Driver Impedance	20	Ω
R _S	Driver Series Resistor (±1%)	158	Ω
R _P	Driver Parallel Resistor (±1%)	140	Ω
R _T	Receiver Termination (±1%)	100	Ω
V _{OH}	Output High Voltage	1.43	V
V _{OL}	Output Low Voltage	1.07	V
V _{OD}	Output Differential Voltage	0.35	V
V _{CM}	Output Common Mode Voltage	1.25	V
Z _{BACK}	Back Impedance	100.5	Ω
I _{DC}	DC Output Current	6.03	mA




Figure 4.2. LVDS25E Output Termination Example



4.12.3. SubLVDS (Input Only)

SubLVDS is a reduced-voltage form of LVDS signaling, very similar to LVDS. It is a standard used in many camera types of applications, and follow the SMIA 1.0, Part 2: CCP2 Specification. Being similar to LVDS, the CrossLink-NX devices can support the subLVDS input signaling with the same LVDS input buffer. The output for subLVDS is implemented in subLVDSE/subLVDSEH with a pair of LVCMOS18 output drivers (see SubLVDSE/SubLVDSEH (Output Only) section).

Table 4.19. SubLVDS Input DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{ID}	Input Differential Threshold Voltage	Over V _{ICM} range	70	150	200	mV
V _{ICM}	Input Common Mode Voltage	Half the sum of the two Inputs	0.4	0.9	1.4	V




Figure 4.3. SubLVDS Input Interface

4.12.4. SubLVDSE/SubLVDSEH (Output Only)

SubLVDS output uses a pair of LVCMOS18 drivers with True and Complement outputs. The VCCIO of the bank used for subLVDSE or subLVDSEH needs to be powered by 1.8V. SubLVDSE is for Bank 0, Bank 1, Bank 2, Bank 5, and Bank 6; and subLVDSEH is for Bank 3, Bank 4, and Bank 5.

Performance of the subLVDSE/subLVDSEH driver is limited to the performance of LVCMOS18.

Table 4.20. SubLVDS Output DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{OD}	Output Differential Voltage Swing	_	_	150		mV
V _{OCM}	Output Common Mode Voltage	Half the sum of the two Outputs	_	0.9	_	V






Figure 4.4. SubLVDS Output Interface

4.12.5. SLVS

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard with smaller voltage swings and a lower common-mode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

The CrossLink-NX devices receive SLVS differential input with the LVDS input buffer. This LVDS input buffer is design to cover wide input common mode range that can meet the SLVS input standard specified by the JEDEC standard.

Table 4.21. SLVS Input DC Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V_{ID}	Input Differential Threshold Voltage	Over V _{ICM} range	70	-		mV
V _{ICM}	Input Common Mode Voltage	Half the sum of the two Inputs	70	200	330	mV

The SLVS output on CrossLink-NX is supported with the LVDS drivers found in Bank 3, Bank 4, and Bank 5. The LVDS driver on CrossLink-NX is a current controlled driver. It can be configured as LVDS driver, or configured with the 100 Ω differential termination with center-tap set to V_{OCM} at 200 mV. This means the differential output driver can be placed into bank with V_{CCIO} = 1.2 V, 1.5 V, or 1.8 V, even if it is powered by V_{CCIO} .

Table 4.22. SLVS Output DC Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{CCIO}	Bank V _{CCIO}	_	-5%	1.2, 1.5, 1.8	+ 5%	>
V _{OD}	Output Differential Voltage Swing	_	140	200	270	mV
V _{OCM}	Output Common Mode Voltage	Half the sum of the two Outputs	150	200	250	mV
Z _{OS}	Single-Ended Output Impedance	_	37.5	50	62.5	Ω

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 4.5. SLVS Interface

4.12.6. Soft MIPI D-PHY


When Soft D-PHY is implemented inside the FPGA logic, the I/O interface needs to use sysI/O buffers to connect to external D-PHY pins.

The CrossLink-NX sysI/O provides support for SLVS, as described in SLVS section, plus the LVCMOS12 input / output buffers together to support the High Speed (HS) and Low Power (LP) mode as defined in MIPI Alliance Specification for D-PHY.

To support MIPI D-PHY with SLVS (LVDS) and LVCMOS12, the bank V_{CCIO} cannot be set to 1.5 V or 1.8 V. It has to connect to 1.2 V, or 1.1 V.

All other DC parameters are the same as listed in SLVS section. DC parameters for the LP driver and receiver are the same as listed in LVCMOS12.








Figure 4.6. MIPI Interface

Table 4.23. Soft D-PHY Input Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed (D	Differential) Input DC Specifications					
V _{CMRX(DC)}	Common-mode Voltage in High Speed Mode	_	70	_	330	mV
V _{IDTH}	Differential Input HIGH Threshold	_	70	_	_	mV
V _{IDTL}	Differential Input LOW Threshold	_	_	_	-70	mV
V _{IHHS}	Input HIGH Voltage (for HS mode)	_	_	_	460	mV
V _{ILHS}	Input LOW Voltage	_	-40	_	_	mV
V _{TERM-EN}	Single-ended voltage for HS Termination Enable ⁴	_	_	_	450	mV
Z _{ID}	Differential Input Impedance	_	80	100	125	Ω
High Speed (D	Differential) Input AC Specifications					
$\Delta V_{CMRX(HF)}^{1}$	Common-mode Interference (>450 MHz)	_	_	_	100	mV
$\Delta V_{CMRX(LF)}^{2, 3}$	Common-mode Interference (50 MHz - 450 MHz)	_	-50	_	50	mV
Ссм	Common-mode Termination	_			60	pF
Low Power (S	ingle-Ended) Input DC Specifications					
V _{IH}	Low Power Mode Input HIGH Voltage	_	820	_	_	mV
V _{IL}	Low Power Mode Input LOW Voltage	_	_	_	480	mV
V _{IL-ULP}	Ultra Low Power Input LOW Voltage	_	_	_	300	mV
V _{HYST}	Low Power Mode Input Hysteresis	_	25	_	_	mV
$\mathbf{e}_{ extsf{SPIKE}}$	Input Pulse Rejection	_	_	_	300	V∙ps

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Symbol	Description	Conditions	Min	Тур	Max	Unit
T _{MIN-RX}	Minimum Pulse Width Response	_	20	_	-	ns
V _{INT}	Peak Interference Amplitude	_	1	1	200	mV
f _{INT}	Interference Frequency	_	450	ı	ı	MHz

- 1. This is peak amplitude of sine wave modulated to the receiver inputs.
- 2. Input common-mode voltage difference compared to average common-mode voltage on the receiver inputs.
- 3. Exclude any static ground shift of 50 mV.
- 4. High Speed Differential R_{TERM} is enabled when both D_P and D_N are below this voltage.

Table 4.24. Soft D-PHY Output Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed (D	Differential) Output DC Specifications					
V_{CMTX}	Common-mode Voltage in High Speed Mode	_	135	200	250	mV
ΔV _{CMTX(1,0)}	V _{CMTX} Mismatch Between Differential HIGH and LOW	_	_	_	15	mV
V _{OD}	Output Differential Voltage	D-PHY-P — D-PHY- N	100	200	270	mV
ΔV _{OD}	V _{OD} Mismatch Between Differential HIGH and LOW	_	_	_	50	mV
V _{OHHS}	Single-Ended Output HIGH Voltage	_	_	_	385	mV
Zos	Single Ended Output Impedance	_	37.5	50	80	Ω
ΔZ _{OS}	Z _{OS} mismatch	_	_	_	20	%
High Speed (D	Differential) Output AC Specifications					
$\Delta V_{CMTX(LF)}$	Common-Mode Variation, 50 MHz–450 MHz	_	_	_	30	mV_{RMS}
$\Delta V_{CMTX(HF)}$	Common-Mode Variation, above 450 MHz	_	_	_	17	mV_{RMS}
t _R	Output 20%–80% Rise Time Output 80%–20% Fall Time	$0.08 \text{ Gbps} \le t_R \le 1.00$ Gbps	_	_	0.35	UI
t _F	Output Data Valid After CLK Output	$0.08 \text{ Gbps} \le t_F \le 1.00$ Gbps	_	_	0.27	UI
Low Power (S	ingle-Ended) Output DC Specifications				•	•
V _{OH}	Low Power Mode Output HIGH Voltage	0.08 Gbps – 1.5 Gbps	1.07	1.2	1.3	V
V _{OL}	Low Power Mode Input LOW Voltage	_	-50	_	50	mV
Z _{OLP}	Output Impedance in Low Power Mode	_	110	_	_	Ω
Low Power (S	ingle-Ended) Output AC Specifications					
t _{RLP}	15%–85% Rise Time	_	_	_	25	ns
t _{FLP}	85%–15% Fall Time	_	_	_	25	ns
t _{REOT}	HS – LP Mode Rise and Fall Time, 30%–85%	_	_	_	35	ns
T _{LP-PULSE-TX}	Pulse Width of the LP Exclusive-OR Clock	First LP XOR Clock Pulse after STOP State or Last Pulse before STOP State	40	_	_	ns
		All Other Pulses	20	_	_	ns
T _{LP-PER-TX}	Period of the LP Exclusive-OR Clock	_	90	_		ns
C _{LOAD}	Load Capacitance	_	0	_	70	pF



Table 4.25. Soft D-PHY Clock Signal Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
Clock Signal Specification						
UI Instantaneous	Ul _{INST}	_	_	-	12.5	ns
UI Variation	ΔυΙ	_	-10%	1	10%	UI
OI Variation	ΔΟΙ	_	-5%	_	5%	UI

Table 4.26. Soft D-PHY Data-Clock Timing Specifications

Symbol	Description	Conditions	Min	Тур	Max	Unit		
Data-Clock Timing Specifications								
T _{SKEW[TX]}	Data to Clock Skew	0.08 Gbps ≤ T _{SKEW[TX]} ≤ 1.00 Gbps	-0.15	_	0.158	UI _{INST}		
T _{SKEW[TLIS]}	Data to Clock Skew	0.08 Gbps ≤ T _{SKEW[TLIS]} ≤ 1.00 Gbps	-0.20	-	0.20	UI _{INST}		
T _{SETUP[RX]}	Input Data Setup Before CLK	0.08 Gbps ≤ T _{SETUP[RX]} ≤ 1.00 Gbps	0.173	_	_	UI		
T _{HOLD[RX]}	Input Data Hold After CLK	0.08 Gbps ≤ T _{HOLD[RX]} ≤ 1.00 Gbps	0.195	_	_	UI		

4.12.7. Differential HSTL15D (Output Only)

Differential HSTL outputs are implemented as a pair of complementary single-ended HSTL outputs.

4.12.8. Differential SSTL135D, SSTL15D (Output Only)

Differential SSTL is used for differential clock in DDR3/DDR3L memory interface. All differential SSTL outputs are implemented as a pair of complementary single-ended SSTL outputs. All allowable single-ended output classes (class I and class II) are supported.

4.12.9. Differential HSUL12D (Output Only)

Differential HSUL is used for differential clock in LPDDR2/LPDDR3 memory interface. All differential HSUL outputs are implemented as a pair of complementary single-ended HSUL12 outputs. All allowable single-ended drive strengths are supported.

4.12.10. Differential LVCMOS25D, LVCMOS33D, LVTTL33D (Output Only)

Differential LVCMOS and LVTTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output drive strengths are supported.



4.13. CrossLink-NX Maximum sysI/O Buffer Speed

Table 4.27. CrossLink-NX Maximum I/O Buffer Speed^{1, 2, 3, 4, 7}

Buffer	Description	Banks	Max	Unit
Maximum sysl/O Input Freque	ency			
Single-Ended				
LVCMOS33	LVCMOS33, V _{CCIO} = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVTTL33	LVTTL33, V _{CCIO} = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVCMOS25	LVCMOS25, V _{CCIO} = 2.5 V	0, 1, 2, 6, 7	200	MHz
LVCMOS18 ⁵	LVCMOS18, V _{CCIO} = 1.8 V	0, 1, 2, 6, 7	200	MHz
LVCMOS18H	LVCMOS18, V _{CCIO} = 1.8 V	3, 4, 5	200	MHz
LVCMOS15 5	LVCMOS15, V _{CCIO} = 1.5 V	0, 1, 2, 6, 7	100	MHz
LVCMOS15H ⁵	LVCMOS15, V _{CCIO} = 1.5 V	3, 4, 5	150	MHz
LVCMOS12 ⁵	LVCMOS12, V _{CCIO} = 1.2 V	0, 1, 2, 6, 7	50	MHz
LVCMOS12H ⁵	LVCMOS12, V _{CCIO} = 1.2 V	3, 4, 5	100	MHz
LVCMOS10 ⁵	LVCMOS 1.0, V _{CCIO} = 1.2 V	0, 1, 2, 6, 7	50	MHz
LVCMOS10H ⁵	LVCMOS 1.0, V _{CCIO} = 1.0 V	3, 4, 5	50	MHz
LVCMOS10R	LVCMOS 1.0, V _{CCIO} independent	3, 4, 5	50	MHz
SSTL15_I, SSTL15_II	SSTL_15, V _{CCIO} = 1.5 V	3, 4, 5	1066	Mbps
SSTL135_I, SSTL135_II	SSTL_135, V _{CCIO} = 1.35 V	3, 4, 5	1066	Mbps
HSUL12	HSUL_12, V _{CCIO} = 1.2 V	3, 4, 5	1066	Mbps
HSTL15	HSTL15, V _{CCIO} = 1.5 V	3, 4, 5	250	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, V _{CCIO} = 1.2 V	3, 4, 5	10	Mbps
Differential				
LVDS	LVDS, V _{CCIO} independent QFN72, caBGA256, csBGA289, and caBGA400	3, 4, 5	1250	Mbps
	LVDS, V _{CCIO} independent csfBGA121	3, 4, 5	1500	Mbps
subLVDS	subLVDS, V _{CCIO} independent QFN72, caBGA256, csBGA289, and caBGA400	3, 4, 5	1250	Mbps
	subLVDS, V _{CCIO} independent csfBGA121	3, 4, 5	1500	Mbps
SLVS	SLVS similar to MIPI HS, V _{CCIO} independent QFN72, caBGA256, csBGA289, caBGA400	3, 4, 5	1250	Mbps
	SLVS similar to MIPI HS, V _{CCIO} independent csfBGA121	3, 4, 5	1500	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, V _{CCIO} = 1.2 V QFN72, caBGA256, csBGA289, caBGA400	3, 4, 5	1250	Mbps
	MIPI, High Speed Mode, V _{CCIO} = 1.2 V csfBGA121	3, 4, 5	1500	Mbps
SSTL15D	Differential SSTL15, V _{CCIO} independent	3, 4, 5	1066	Mbps
SSTL135D	Differential SSTL135, V _{CCIO} independent	3, 4, 5	1066	Mbps
HUSL12D	Differential HSUL12, V _{CCIO} independent	3, 4, 5	1066	Mbps
HSTL15D	Differential HSTL15, V _{CCIO} independent	3, 4, 5	250	Mbps



Buffer	Description	Banks	Max	Unit
Maximum sysl/O Output Frequency	,			
Single-Ended				
LVCMOS33 (all drive strengths)	LVCMOS33, V _{CCIO} = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVCMOS33 (RS50)	LVCMOS33, $V_{CCIO} = 3.3 \text{ V}$, $R_{SERIES} = 50 \Omega$	0, 1, 2, 6, 7	200	MHz
LVTTL33 (all drive strengths)	LVTTL33, V _{CCIO} = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVTTL33 (RS50)	LVTTL33, V_{CCIO} = 3.3 V, R_{SERIES} = 50 Ω	0, 1, 2, 6, 7	200	MHz
LVCMOS25 (all drive strengths)	LVCMOS25, V _{CCIO} = 2.5 V	0, 1, 2, 6, 7	200	MHz
LVCMOS25 (RS50)	LVCMOS25, $V_{CCIO} = 2.5 \text{ V}$, $R_{SERIES} = 50 \Omega$	0, 1, 2, 6, 7	200	MHz
LVCMOS18 (all drive strengths)	LVCMOS18, V _{CCIO} = 1.8 V	0, 1, 2, 6, 7	200	MHz
LVCMOS18 (RS50)	LVCMOS18, V _{CCIO} = 1.8 V, R _{SERIES} = 50 Ω	0, 1, 2, 6, 7	200	MHz
LVCMOS18H (all drive strengths)	LVCMOS18, V _{CCIO} = 1.8 V	3, 4, 5	200	MHz
LVCMOS18H (RS50)	LVCMOS18, V _{CCIO} = 1.8 V, R _{SERIES} = 50 Ω	3, 4, 5	200	MHz
LVCMOS15 (all drive strengths)	LVCMOS15, V _{CCIO} = 1.5 V	0, 1, 2, 6, 7	100	MHz
LVCMOS15H (all drive strengths)	LVCMOS15, V _{CCIO} = 1.5 V	3, 4, 5	150	MHz
LVCMOS12 (all drive strengths)	LVCMOS12, V _{CCIO} = 1.2 V	0, 1, 2, 6, 7	50	MHz
LVCMOS12H (all drive strengths)	LVCMOS12, V _{CCIO} = 1.2 V	3, 4, 5	100	MHz
LVCMOS10H (all drive strengths)	LVCMOS12, V _{CCIO} = 1.2 V	3, 4, 5	50	MHz
SSTL15_I, SSTL15_II	SSTL_15, V _{CCIO} = 1.5 V	3, 4, 5	1066	Mbps
SSTL135_I, SSTL135_II	SSTL_135, V _{CCIO} = 1.35 V	3, 4, 5	1066	Mbps
HSUL12 (all drive strengths)	HSUL_12, V _{CCIO} = 1.2 V	3, 4, 5	1066	Mbps
HSTL15	HSTL15, V _{CCIO} = 1.5 V	3, 4, 5	250	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, V _{CCIO} = 1.2 V	3, 4, 5	10	Mbps
Differential ⁹				•
LVDS	LVDS, V _{CCIO} = 1.8 V QFN72, caBGA256, csBGA289, and caBGA400	3, 4, 5	1250	Mbps
	LVDS, V _{CCIO} = 1.8 V csfBGA121	3, 4, 5	1500	Mbps
LVDS25E ⁶	LVDS25, Emulated, V _{CCIO} = 2.5 V	0, 1, 2, 6, 7	400	Mbps
SubLVDSE ⁶	subLVDS, Emulated, V _{CCIO} = 1.8 V	0, 1, 2, 6, 7	400	Mbps
SubLVDSEH ⁶	subLVDS, Emulated, V _{CCIO} = 1.8 V	3, 4, 5	800	Mbps
SLVS	SLVS similar to MIPI, V _{CCIO} = 1.2 V QFN72, caBGA256, csBGA289, caBGA400	3, 4, 5	1250	Mbps
	SLVS similar to MIPI, V _{CCIO} = 1.2 V csfBGA121	3, 4, 5	1500	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, V _{CCIO} = 1.2 V QFN72, caBGA256, csBGA289, caBGA400	3, 4, 5	1250	Mbps
	MIPI, High Speed Mode, V _{CCIO} = 1.2 V csfBGA121	3, 4, 5	1500	Mbps
SSTL15D	Differential SSTL15, V _{CCIO} = 1.5 V	3, 4, 5	1066	Mbps
SSTL135D	Differential SSTL135, V _{CCIO} = 1.35 V	3, 4, 5	1066	Mbps
HUSL12D	Differential HSUL12, V _{CCIO} = 1.2 V	3, 4, 5	1066	Mbps
HSTL15D	Differential HSTL15, V _{CCIO} = 1.5 V	3, 4, 5	250	Mbps

- 1. Maximum I/O speed is the maximum switching rate of the I/O operating within the guidelines of the defining standard. The actual interface speed performance using the I/O also depends on other factors, such as internal and external timing.
- 2. These numbers are characterized but not test on every device.



- 3. Performance is specified in MHz, as defined in clock rate when the sysl/O is used as pin. For data rate performance, this can be converted to Mbps, which equals to 2 times the clock rate.
- 4. LVCMOS and LVTTL are measured with load specified in Table 4.47.
- 5. These LVCMOS inputs can be placed in different V_{CCIO} voltage. Performance may vary. Please refer to Lattice Design Software
- These emulated outputs performance is based on externally properly terminated as described in LVDS25E (Output Only) and SubLVDSE/SubLVDSEH (Output Only).
- 7. All speeds are measured with fast slew.
- 8. For maximum differential I/O performance only Differential I/O should be placed in the bottom I/O banks. If this is not possible, the following will impact on maximum performance:
 - a. If Fast Slew Rate LVCMOS I/O are used, they should be limited to no more than nine I/O (adjacent), four I/O (same bank), 55 I/O (left/right banks) to keep degradation below 50%.
 - b. If non-Differential I/O (SLOW SLEW) are placed on the bottom but not within the same bank as differential I/O, then the maximum Differential performance is degraded to 70% of original when 21 aggressors are toggling.
 - c. If non-Differential I/O (SLOW SLEW) are placed within the same bank as Differential I/O then the maximum performance is degraded to 50% of original when 16 aggressor are toggling.
 - d. No performance impact if MIPI LP and MIPI HS are in the same bank.
 - e. If Differential RX/TX I/O are both placed within the same bank then the maximum performance is degraded to 90%.
 - f. For DDR3/3L, LPDDR2/3 separate DQ/DQS groups from Address/Commands/CLK groups into separate banks.

4.14. Typical Building Block Function Performance

These building block functions can be generated using Lattice Design Software Tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 4.28. Pin-to-Pin Performance

Function	Typ. @ VCC = 1.0 V	Unit
16-bit Decoder (I/O configured with LVCMOS18, Left and Right Banks)	5.5	ns
16-bit Decoder (I/O configured with HSTL15_I, Bottom Banks)	5.1	ns
16:1 Mux (I/O configured with LVCMOS18, Left and Right Banks)	6	ns
16:1 Mux (I/O configured with HSTL15_I, Bottom Banks)	6.1	ns

Note: These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 4.29. Register-to-Register Performance

Function	Typ. @ VCC = 1.0 V	Unit
Basic Functions		
16-bit Adder	500 ²	MHz
32-bit Adder	496	MHz
16-bit Counter	402	MHz
32-bit Counter	371	MHz
Embedded Memory Functions		
512 × 36 Single Port RAM, with Output Register	500 ²	MHz
1024 × 18 True-Dual Port RAM using same clock, with EBR Output Registers	500 ²	MHz
1024 × 18 True-Dual Port RAM using asynchronous clocks, with EBR Output Registers	500 ²	MHz
Large Memory Functions		
32k × 32 Single Port RAM, with Output Register	165 ²	MHz
32k × 32 Single Port RAM with ECC, with Output Register	130 ²	MHz
32k × 32 True-Dual Port RAM using same clock, with Output Registers	340	MHz

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Function	Typ. @ VCC = 1.0 V	Unit
Distributed Memory Functions		
16 × 4 Single Port RAM (One PFU)	500 ²	MHz
16 × 2 Pseudo-Dual Port RAM (One PFU)	500 ²	MHz
16 × 4 Pseudo-Dual Port (Two PFUs)	500 ²	MHz
DSP Functions		
9 × 9 Multiplier with Input Output Registers	351	MHz
9 × 9 Multiplier with Input/Pipelined/Output Registers	240	MHz
18 × 18 Multiplier with Input/Output Registers	214	MHz
18 × 18 Multiplier with Input/Pipelined/Output Registers	191	MHz
36 × 36 Multiplier with Input/Output Registers	201	MHz
36 × 36 Multiplier with Input/Pipelined/Output Registers	129	MHz
MAC 9 × 9 with Input/Output Registers	218	MHz
MAC 9 × 9 with Input/Pipelined/Output Registers	238	MHz

- 1. The Clock port is configured with LVDS I/O type. Performance Grade: 9 High-Performance 1.0V.
- 2. Limited by the Minimum Pulse Width of the component
- These functions are generated using Lattice Radiant Design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.
- 4. For the Pipelined designs, the number of pipeline stages used are 2.

4.15. LMMI

Table 4.30 summarizes the performance of the LMMI interface with supported IPs. Additional timing requirement and constraint can be identified through the Lattice Radiance design tools.

Table 4.30. LMMI F_{MAX} Summary

IP	F _{MAX} (MHz)
CDR0	73
CDR1	70
DPHY0	67
DPHY1	55
CRE	54
I ² C	38
PCle	57
PLL_ULC	59
PLL_LLC	55
PLL_LRC	37

4.16. Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Lattice Radiant design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Lattice Radiant design tool can provide logic timing numbers at a particular temperature and voltage.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



4.17. CrossLink-NX External Switching Characteristics

Over recommended commercial operating conditions.

Table 4.31. CrossLink-NX External Switching Characteristics (V_{cc} = 1.0 V)

D	December	−8 A	uto	-7	Auto	
Parameter	Description	Min	Max	Min	Max	Unit
Clocks		I	l .		I.	•
Primary Clock						
f _{MAX_PRI}	Frequency for Primary Clock	_	325.2	_	276	MHz
t _{W_PRI}	Clock Pulse Width for Primary Clock	1.35	_	1.59	_	ns
t _{skew_pri}	Primary Clock Skew Within a Device	_	554	_	653	ps
Edge Clock			l			
f _{MAX_EDGE}	Frequency for Edge Clock Tree	_	650.4	_	551.7	MHz
t _{W_EDGE}	Clock Pulse Width for Edge Clock	0.646	_	0.761	_	ns
t _{skew edge}	Edge Clock Skew Within a Device	_	148	_	174	ps
Generic SDR Input						P
•	rameters Using Dedicated Primary Clock In	put without F	PLL			
t _{co}	Clock to Output – PIO Output Register	_	6.91	_	7.91	ns
t _{su}	Clock to Data Setup – PIO Input Register	0	_	0	_	ns
t _H	Clock to Data Hold – PIO Input Register	3.35	_	3.95	_	ns
t _{su_del}	Clock to Data Setup – PIO Input Register with Data Input Delay	1.86	_	1.86	_	ns
t _{H_DEL}	Clock to Data Hold – PIO Input Register with Data Input Delay	0.26	_	0.26	_	ns
General I/O Pin Pa	rameters Using Dedicated Primary Clock In	put with PLL	•			
t _{copll}	Clock to Output – PIO Output Register	_	4.72	-	5.57	ns
t _{SUPLL}	Clock to Data Setup – PIO Input Register	1.31	_	1.31	_	ns
t _{HPLL}	Clock to Data Hold - PIO Input Register	1.22	_	1.44	_	ns
t _{SU_DELPLL}	Clock to Data Setup - PIO Input Register with Data Input Delay	4.99	_	4.99	_	ns
t _{H_DELPLL}	Clock to Data Hold - PIO Input Register with Data Input Delay	0	_	0	_	ns
Generic DDR Input	/Output		•			•
	outs/Outputs with Clock and Data Centered nk 2, Bank 6, and Bank 7 – Figure 4.7 and F		RX1_RX/TX.	SCLK.Center	ed) using PC	LK Clock Input –
		0.917	_	0.917	_	ns
t _{SU_GDDR1}	Input Data Setup Before CLK	0.275	_	0.275	_	UI
		0.917	_	0.917	_	ns
t _{HO_GDDR1}	Input Data Hold After CLK	0.275	_	0.275	_	UI
	Output Data Valid After CLK	1.108	_	1.008	_	ns
t _{DVB_GDDR1}	Output Output	-0.559	_	-0.659	_	ns + 1/2 UI
	Output Data Valid After CLK	1.108	_	1.008	_	ns
t _{DQVA_GDDR1}	Output Output	-0.559	_	-0.659	_	ns + 1/2 UI
f _{DATA_GDDRX1}	Input/Output Data Rate	-	300	— —	300	Mbps



Davamatan	Description	−8 Auto		−7 Auto		11:-11
Parameter	Description	Min	Max	Min	Max	Unit
f _{MAX_GDDRX1}	Frequency of PCLK	_	150	_	150	MHz
½ UI	Half of Data Bit Time, or 90 degree	1.667	_	1.667	_	ns
Output TX to Input	RX Margin per Edge	0.191	_	0.091	_	ns
Generic DDRX1 Inp	outs/Outputs with Clock and Data Aligned a	t Pin (GDDR)	(1_RX/TX.SC	LK.Aligned	using PCLK C	lock Input –
Bank 0, Bank 1, Ba	nk 2, Bank 6, and Bank 7 – Figure 4.8 and Fi	gure 4.10				
		_	-0.917	_	-0.917	ns + 1/2 UI
t _{DVA_GDDR1}	Input Data Valid After CLK	_	0.75	_	0.75	ns
		_	0.225	_	0.225	UI
		0.917	_	0.917	_	ns + 1/2 UI
t _{DVE_GDDR1}	Input Data Hold After CLK	2.583	_	2.583	_	ns
		0.775	_	0.775	_	UI
t _{DIA_GDDR1}	Output Data Invalid After CLK Output	_	0.559	1	0.659	ns
t _{DIB_GDDR1}	Output Data Invalid Before CLK Output	_	0.559	ı	0.659	ns
f _{DATA_GDDRX1}	Input/Output Data Rate	_	300	1	300	Mbps
f _{MAX_GDDRX1}	Frequency for PCLK	_	150	_	150	MHz
½ UI	Half of Data Bit Time, or 90 degree	1.667	_	1.667	_	ns
Output TX to Input	RX Margin per Edge	0.191	_	0.091	_	ns
	outs/Outputs with Clock and Data Centered d Bank 5 – Figure 4.7 and Figure 4.9	at Pin (GDD	RX1_RX/TX.	SCLK.Center	red) using PCI	K Clock Input –
		0.917	_	0.917	_	ns
t _{SU_GDDR1}	Input Data Setup Before CLK	0.275	_	0.275	_	UI
t _{HO GDDR1}	Input Data Hold After CLK	0.917	_	0.917	_	ns
- 1-1	Output Data Valid After CLK	1.294	_	1.227	_	ns
t _{DVB_GDDR1}	Output	-0.373	_	-0.439	_	ns + 1/2 UI
	Output Data Valid After CLK	1.294	_	1.227	_	ns
t _{DQVA_GDDR1}	Output	-0.373	_	-0.439	_	ns + 1/2 UI
f _{DATA_GDDRX1}	Input/Output Data Rate	_	300	_	300	Mbps
f _{MAX_GDDRX1}	Frequency of PCLK	_	150	_	150	MHz
½ UI	Half of Data Bit Time, or 90 degree	1.667	_	1.667	_	ns
Output TX to Input	RX Margin per Edge	0.377	_	0.311	_	ns
	outs/Outputs with Clock and Data Aligned a	t Pin (GDDR)	K1_RX/TX.SC	CLK.Aligned	using PCLK C	Clock Input –
		_	-0.9167	_	-0.9167	ns + 1/2 UI
t _{DVA_GDDR1}	Input Data Valid After CLK	_	0.75	_	0.75	ns
		_	0.225	_	0.225	UI
		0.9167	_	0.9167	_	ns + 1/2 UI
t _{DVE_GDDR1}	Input Data Hold After CLK	2.5833	_	2.5833	_	ns
		0.775	_	0.775	_	UI
t _{DIA_GDDR1}	Output Data Invalid After CLK Output	_	0.373	_	0.439	ns
*UIA_GDDK1	Output		0.575		0.155	113



		−8 Auto		−7 Auto			
Parameter	Description	Min Max		Min Max		Unit	
t _{DIB_GDDR1}	Output Data Invalid Before CLK Output	_	0.373	_	0.439	ns	
f _{DATA_GDDRX1}	Input/Output Data Rate	_	300	_	300	Mbps	
f _{MAX_GDDRX1}	Frequency for PCLK	_	150	_	150	MHz	
½ UI	Half of Data Bit Time, or 90 degree	1.667	_	1.667	_	ns	
Output TX to Input	RX Margin per Edge	0.377	_	0.311	_	ns	
Generic DDRX2 Inp	uts/Outputs with Clock and Data Centered re 4.9	at Pin (GDD	RX2_RX/TX.	ECLK.Center	red) using PC	LK Clock Input –	
	Data Setup before CLK Input	0.270	_	0.270	_	ns	
t _{SU_GDDRX2}	Data Setup before CER Input	0.162	_	0.162	_	UI	
$t_{\text{HO_GDDRX2}}$	Data Hold after CLK Input	0.270	-	0.270	_	ns	
+	Output Data Valid Before CLK	0.684	-	0.658	_	ns	
t _{DVB_GDDRX2}	Output	-0.149	-	-0.176	_	ns + 1/2 UI	
	Output Data Valid After CLK	0.684	_	0.658	_	ns	
t _{DQVA_GDDRX2}	Output	-0.149	_	-0.176	_	ns + 1/2 UI	
f _{DATA_GDDRX2}	Input/Output Data Rate	-	600	_	600	Mbps	
f _{MAX_GDDRX2}	Frequency for ECLK	-	300	_	300	MHz	
½ UI	Half of Data Bit Time, or 90 degree	0.833	_	0.833	_	ns	
f _{PCLK}	PCLK frequency	-	247.52	_	209.97	MHz	
Output TX to Input	RX Margin per Edge	0.434	_	0.408	_	ns	
Figure 4.8 and Figu	uts/Outputs with Clock and Data Aligned a	t Fill (GDDIO	\2_I\X/ IX.L\	cen.Aligneu	danig FCLK	ciock input –	
		_	-0.458	_	-0.458	ns + 1/2 UI	
t _{DVA GDDRX2}	Input Data Valid After CLK	_ _	-0.458 0.375	_ _	-0.458 0.375	ns + 1/2 UI ns	
t _{DVA_GDDRX2}	Input Data Valid After CLK	_ 		_ 		· · · · ·	
t _{DVA_GDDRX2}	Input Data Valid After CLK		0.375		0.375	ns	
	Input Data Valid After CLK Input Data Hold After CLK		0.375		0.375 0.225	ns UI	
t _{DVA_GDDRX2}	·		0.375 0.225 —	0.458	0.375 0.225 —	ns UI ns + 1/2 UI	
	·	1.292	0.375 0.225 —	0.458 1.292	0.375 0.225 — —	ns UI ns + 1/2 UI ns	
t _{DVE_GDDRX2}	Input Data Hold After CLK Output Data Invalid After CLK	1.292	0.375 0.225 — — —	0.458 1.292 0.775	0.375 0.225 — — —	ns UI ns + 1/2 UI ns UI	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2}	Output Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK	1.292	0.375 0.225 — — — — 0.149	0.458 1.292 0.775	0.375 0.225 — — — — 0.176	ns UI ns + 1/2 UI ns UI	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2}	Output Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output	1.292 0.775 —	0.375 0.225 — — — — 0.149	0.458 1.292 0.775 —	0.375 0.225 — — — 0.176	ns UI ns + 1/2 UI ns UI ns ns	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2} f _{MAX_GDDRX2}	Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate	1.292 0.775 — — —	0.375 0.225 0.149 0.149 600	0.458 1.292 0.775 — —	0.375 0.225 0.176 0.176 600	ns UI ns + 1/2 UI ns UI ns Mbps	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2} f _{MAX_GDDRX2} ½ UI	Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK	1.292 0.775 — — — —	0.375 0.225 0.149 0.149 600	0.458 1.292 0.775 — — —	0.375 0.225 0.176 0.176 600	ns UI ns + 1/2 UI ns UI ns HI NS Whps MHz	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2} f _{MAX_GDDRX2} ½ UI f _{PCLK}	Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree	1.292 0.775 — — — —	0.375 0.225 — — 0.149 0.149 600 300 —	0.458 1.292 0.775 — — —	0.375 0.225 0.176 0.176 600 300	ns UI ns + 1/2 UI ns UI ns Mbps MHz ns	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2} f _{MAX_GDDRX2} ½ UI f _{PCLK} Output TX to Input Generic DDRX4 Inp	Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency RX Margin per Edge uts/Outputs with Clock and Data Centered	1.292 0.775 ———————————————————————————————————	0.375 0.225 0.149 0.149 600 300 247.5	0.458 1.292 0.775 — — — — — 0.589 — 0.091	0.375 0.225 0.176 0.176 600 300 - 209.97 -	ns UI ns+1/2 UI ns UI ns UI ns Mbps MHz ns MHz ns	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2} f _{MAX_GDDRX2} ½ UI f _{PCLK} Output TX to Input	Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency RX Margin per Edge uts/Outputs with Clock and Data Centered re 4.9	1.292 0.775 — — — — 0.833 — 0.266 at Pin (GDD)	0.375 0.225 0.149 0.149 600 300 247.5	0.458 1.292 0.775 0.589 - 0.091	0.375 0.225 0.176 0.176 600 300 - 209.97 -	ns UI ns + 1/2 UI ns UI ns UI ns Hbps MHz ns MHz ns MHz ns LK Clock Input -	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2} f _{MAX_GDDRX2} ½ UI f _{PCLK} Output TX to Input Generic DDRX4 Inp Figure 4.7 and Figu	Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency RX Margin per Edge uts/Outputs with Clock and Data Centered	1.292 0.775 ———————————————————————————————————	0.375 0.225 0.149 0.149 600 300 247.5 RX4_RX/TX.	0.458 1.292 0.775 — — — — — 0.589 — 0.091	0.375 0.225 — — 0.176 0.176 600 300 — 209.97 — red) using PC	ns UI ns + 1/2 UI ns UI ns UI ns Mbps MHz ns MHz ns	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2} f _{MAX_GDDRX2} ½ UI f _{PCLK} Output TX to Input Generic DDRX4 Inp Figure 4.7 and Figur t _{SU_GDDRX4}	Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency RX Margin per Edge uts/Outputs with Clock and Data Centered re 4.9	1.292 0.775 — — — — 0.833 — 0.266 at Pin (GDD)	0.375 0.225 — — 0.149 0.149 600 300 — 247.5 — RX4_RX/TX.	0.458 1.292 0.775 0.589 0.091 ECLK.Center	0.375 0.225 0.176 0.176 0.176 600 300 209.97 red) using PC	ns UI ns + 1/2 UI ns UI ns UI ns Mbps MHz ns MHz ns LK Clock Input —	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2} f _{MAX_GDDRX2} ½ UI f _{PCLK} Output TX to Input Generic DDRX4 Inp Figure 4.7 and Figur t _{SU_GDDRX4}	Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency RX Margin per Edge uts/Outputs with Clock and Data Centered re 4.9 Input Data Set-Up Before CLK Input Data Hold After CLK	1.292 0.775 — — — — 0.833 — 0.266 at Pin (GDD) 0.220 0.220	0.375 0.225 — — 0.149 0.149 600 300 — 247.5 — RX4_RX/TX.	0.458 1.292 0.775 0.589 0.091 ECLK.Center 0.220 0.220	0.375 0.225 0.176 0.176 0.176 600 300 209.97 red) using PC	ns UI ns + 1/2 UI ns UI ns UI ns Hbps Mhz ns MHz ns MHz ns UK Clock Input –	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2} f _{MAX_GDDRX2} ½ UI f _{PCLK} Output TX to Input Generic DDRX4 Inp	Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency RX Margin per Edge uts/Outputs with Clock and Data Centered re 4.9 Input Data Set-Up Before CLK	1.292 0.775 0.833 0.266 at Pin (GDD) 0.220 0.220 0.220	0.375 0.225 — — 0.149 0.149 600 300 — 247.5 — RX4_RX/TX.	0.458 1.292 0.775 0.589 0.091 ECLK.Center 0.220 0.220 0.220	0.375 0.225 0.176 0.176 0.176 600 300 209.97 red) using PC	ns UI ns + 1/2 UI ns UI ns UI ns Hbps Mhz ns MHz ns MHz ns UK Clock Input –	
t _{DVE_GDDRX2} t _{DIA_GDDRX2} t _{DIB_GDDRX2} f _{DATA_GDDRX2} f _{MAX_GDDRX2} ½ UI f _{PCLK} Output TX to Input Generic DDRX4 Inp Figure 4.7 and Figur t _{SU_GDDRX4}	Input Data Hold After CLK Output Data Invalid After CLK Output Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency RX Margin per Edge uts/Outputs with Clock and Data Centered re 4.9 Input Data Set-Up Before CLK Input Data Hold After CLK Output Data Valid Before CLK	1.292 0.775 0.833 0.266 at Pin (GDD) 0.220 0.220 0.220 0.351	0.375 0.225 — — 0.149 0.149 600 300 — 247.5 — RX4_RX/TX.	0.458 1.292 0.775	0.375 0.225 — — 0.176 0.176 600 300 — 209.97 — red) using PC	ns UI ns + 1/2 UI ns UI ns UI ns Mbps MHz ns MHz ns MHz ns UK Clock Input –	

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



		-8 A	uto	-7	Auto	
Parameter	Description	Min	Max	Min	Max	Unit
f _{DATA GDDRX4}	Frequency for ECLK	_	1000	_	1000	Mbps
f _{MAX GDDRX4}	PCLK frequency	_	500	_	500	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.5	_	0.5	_	ns
f _{PCLK}	Input Data Set-Up Before CLK	_	125	_	125	MHz
Output TX to Input F	RX Margin per Edge	0.151	_	0.124	_	ns
•	uts/Outputs with Clock and Data Aligned a y – Figure 4.8 and Figure 4.10	t Pin (GDDR)	(4_RX/TX.E	CLK.Aligned	using PCLK (Clock Input, Left
		_	-0.275	_	-0.275	ns + 1/2 UI
t_{DVA_GDDRX4}	Input Data Valid After CLK	_	0.225	_	0.225	ns
		_	0.225	_	0.225	UI
		0.275	_	0.275	_	ns + 1/2 UI
$t_{\text{DVE_GDDRX4}}$	Input Data Hold After CLK	0.775	_	0.775	_	ns
		0.775	_	0.775	_	UI
t _{DIA_GDDRX4}	Output Data Invalid After CLK Output	_	0.149	_	0.176	ns
t _{DIB_GDDRX4}	Output Data Invalid Before CLK Output	_	0.149	_	0.176	ns
f _{DATA_GDDRX4}	Input/Output Data Rate	_	1000	_	1000	Mbps
f _{MAX_GDDRX4}	Frequency for ECLK	_	500	_	500	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.5	_	0.5	_	ns
f _{PCLK}	PCLK frequency	_	125	_	125	MHz
Output TX to Input F	RX Margin per Edge	0.076	_	0.049	_	ns
Generic DDRX5 Inpu Figure 4.7 and Figur	uts/Outputs with Clock and Data Centered	at Pin (GDD	RX5_RX/TX.	ECLK.Center	red) using PC	LK Clock Input –
Tigure in ana rigur		0.22	T _	0.22	_	ns
t _{SU_GDDRX5}	Input Data Set-Up Before CLK	0.22	_	0.22	_	UI
t _{HO GDDRX5}	Input Data Hold After CLK	0.22	_	0.22	_	ns
twindow gddrx5c	Input Data Valid Window	0.44	_	0.44	_	ns
	Output Data Valid Before CLK	0.351	_	0.324	_	ns
tdvb_gddrx5	Output	-0.149	_	-0.176	_	ns+1/2UI
	Output Data Valid After CLK	0.351	_	0.324	_	ns
tdqva_gddrx5	Output	-0.149	_	-0.176	_	ns+1/2UI
f _{DATA GDDRX5}	Input/Output Data Rate	_	1000	_	1000	Mbps
f _{MAX_GDDRX5}	Frequency for ECLK	_	500	_	500	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.5	_	0.5	_	ns
f _{PCLK}	PCLK frequency	_	100	_	100	MHz
Output TX to Input F	' '	0.151	_	0.124	_	ns
	uts/Outputs with Clock and Data Aligned a		(5 RX/TX.FC		using PCLK (1
	y – Figure 4.8 and Figure 4.10	(0001	,		,	
		_	-0.275	_	-0.275	ns + 1/2 UI
t _{DVA_GDDRX5}	Input Data Valid After CLK	_	0.225	_	0.225	ns
		_	0.225	_	0.225	UI
		0.275	_	0.275	_	ns + 1/2 UI
t _{DVE} GDDRX5	Input Data Hold After CLK	0.775	_	0.775	_	ns
_		0.775	_	0.775	_	UI
twindow_gddrx5a	Input Data Valid Window	0.55	_	0.55	_	ns



_		−8 A	uto	-7	Auto	11	
Parameter	Description	Min	Max	Min	Max	Unit	
t _{DIA_GDDRX5}	Output Data Invalid After CLK Output	_	0.149	_	0.176	ns	
t _{DIB_GDDRX5}	Output Data Invalid Before CLK Output	_	0.149	_	0.176	ns	
f _{DATA_GDDRX5}	Input/Output Data Rate	_	1000	_	1000	Mbps	
f _{MAX_GDDRX5}	Frequency for ECLK	_	500	_	500	MHz	
½ UI	Half of Data Bit Time, or 90 degree	0.5	_	0.5	_	ns	
f _{PCLK}	PCLK frequency	_	100	_	100	MHz	
Output TX to Input RX Ma	argin per Edge	0.076	_	0.049	_	ns	
Soft D-PHY DDRX4 Inputs	s/Outputs with Clock and Data Cente	red at Pin, us	ing PCLK Clo	ock Input	l	1	
	Innuit Data Cat IIIn Dafara CIV	0.21	_	0.21	_	ns	
t _{SU_GDDRX4_MP}	Input Data Set-Up Before CLK	0.21	_	0.21	_	UI	
	In and Data Hald After CIV	0.2	_	0.2	_	ns	
tho_gddrx4_mp	Input Data Hold After CLK	0.2	_	0.2	_	UI	
	Output Data Valid Before CLK	0.3	_	0.3	_	ns	
t _{DVB_GDDRX4_MP}	Output	0.3	_	0.3	_	UI	
	Output Data Valid After CLK	0.3	_	0.3	_	ns	
t _{DQVA_GDDRX4_MP}	Output	0.3	_	0.3	_	UI	
f _{DATA_GDDRX4_MP}	Input Data Bit Rate for MIPI PHY	_	1000	_	1000	Mbps	
½ UI	Half of Data Bit Time, or 90 degree	0.5	_	0.5	_	ns	
f _{PCLK}	PCLK frequency	_	125	_	125	MHz	
Output TX to Input RX Ma		0.1	_	0.1	_	ns	
	utputs with Clock and Data Aligned a	t Pin (GDDRX	71_RX.ECLK) using PLL (Clock Input –	Figure 4.12 and	
	Input Valid Bit "i" switch from CLK	_	0.237	_	0.277	UI	
t _{rpbi_dva}	Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	_	-0.278	_	-0.278	ns+(1/2+i)*UI	
	Input Hold Bit "i" switch from CLK	0.748	_	0.711	_	UI	
t _{rpbi_dve}	Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	0.263	_	0.263	_	ns+(1/2+i)*UI	
t_{TPBi_DOV}	Data Output Valid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	_	0.159	_	0.187	ns+i*Ul	
t_{TPBi_DOI}	Data Output Invalid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	-0.159	_	-0.187	_	ns+(i+ 1)*UI	
t _{TPBi_skew_UI}	TX skew in UI	_	0.150	_	0.150	UI	
t _B	Serial Data Bit Time, = 1UI	1.058	_	1.247	_	ns	
f _{DATA_TX71}	DDR71 Serial Data Rate	_	945	_	802	Mbps	
f _{MAX_TX71}	DDR71 ECLK Frequency	_	472.5	_	401	MHz	
f _{CLKIN}	7:1 Clock (PCLK) Frequency	_	133.7	_	113.4	MHz	
Output TX to Input RX Ma	argin per Edge	0.159	_	0.187	_	ns	
Memory Interface							
DDR3/DDR3L/LPDDR2/LI	PDDR3 READ (DQ Input Data are Alig	ned to DQS) -	- Figure 4.8				
t _{DVBDQ_DDR3} t _{DVBDQ_DDR3} L t _{DVBDQ_LPDDR2} t _{DVBDQ_LPDDR3}	Data Input Valid before DQS Input	_	-0.235	_	-0.277	ns + 1/2 UI	
t _{DVADQ_DDR3} t _{DVADQ_DDR3L} t _{DVADQ_LPDDR2} t _{DVADQ_LPDDR3}	Data Input Valid after DQS Input	0.235	_	0.277	_	ns + 1/2 UI	



Downston	Donasistics.	−8 A	uto	-7 .	Auto	l l mit	
Parameter	Description	Min	Max	Min	Max	Unit	
f _{DATA_DDR3} f _{DATA_DDR3} L f _{DATA_LPDDR2} f _{DATA_LPDDR3}	DDR Memory Data Rate	_	1066	1	904	Mb/s	
fmax_eclk_ddr3 fmax_eclk_ddr3l fmax_eclk_lpddr2 fmax_eclk_lpddr3	DDR Memory ECLK Frequency	_	533	_	452	MHz	
fmax_sclk_ddr3 fmax_sclk_ddr3l fmax_sclk_lpddr2 fmax_sclk_lpddr3	DDR Memory SCLK Frequency	_	133.3	ı	113	MHz	
DDR3/DDR3L/LPDDR2/LI	PDDR3 WRITE (DQ Output Data are C	entered to D	QS) – Figure	4.11			
t _{DQVBS_DDR3} t _{DQVBS_DDR3L} t _{DQVBS_LPDDR2} t _{DQVBS_LPDDR3}	Data Output Valid before DQS Output	_	-0.235	_	-0.277	ns + 1/2 UI	
t _{DQVAS_DDR3} t _{DQVAS_DDR3L} t _{DQVAS_LPDDR2} t _{DQVAS_LPDDR3}	Data Output Valid after DQS Output	0.235	_	0.277	_	ns + 1/2 UI	
f _{DATA_DDR3} f _{DATA_DDR3} L f _{DATA_LPDDR2} f _{DATA_LPDDR3}	DDR Memory Data Rate	_	1066	1	904	Mb/s	
fmax_eclk_ddr3 fmax_eclk_ddr3l fmax_eclk_lpddr2 fmax_eclk_lpddr3	DDR Memory ECLK Frequency	_	533	_	452	MHz	
fmax_sclk_ddr3 fmax_sclk_ddr3l fmax_sclk_lpddr2 fmax_sclk_lpddr3	DDR Memory SCLK Frequency	_	133.3	I	113	MHz	

- Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice Radiant software.
- 2. General I/O timing numbers are based on LVCMOS 1.8, 8 mA, Fast Slew Rate, 0 pF load.
 - Generic DDR timing are numbers based on LVDS I/O.
 - DDR3 timing numbers are based on SSTL15.
 - LPDDR2 and LPDDR3 timing numbers are based on HSUL12.
- 3. Uses LVDS I/O standard for measurements.
- 4. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
- 5. All numbers are generated with the Lattice Radiant software.




Figure 4.7. Receiver RX.CLK.Centered Waveforms

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 4.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms




Figure 4.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms





Figure 4.10. Transmit TX.CLK.Aligned Waveforms



Receiver - Shown for one LVDS Channel



Transmitter - Shown for one LVDS Channel




Figure 4.11. DDRX71 Video Timing Waveforms




Figure 4.12. Receiver DDRX71_RX Waveforms

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 4.13. Transmitter DDRX71_TX Waveforms

4.18. CrossLink-NX sysCLOCK PLL Timing (V_{cc} = 1.0 V)

Table 4.32. sysCLOCK PLL Timing ($V_{CC} = 1.0 \text{ V}$)

Parameter	Descriptions	Conditions	Min	Тур.	Max	Units
f _{IN}	Input Clock Frequency (CLKI, CLKFB)	_	10	_	500	MHz
f _{OUT}	Output Clock Frequency	_	6.25	_	800	MHz
f _{VCO}	PLL VCO Frequency	_	800	_	1600	MHz
		Without Fractional- N Enabled	10	_	500	MHz
f _{PFD} ³	Phase Detector Input Frequency	With Fractional-N Enabled	10	_	100	MHz
AC Character	istics				•	
t _{DT}	Output Clock Duty Cycle	_	45	_	55	%
t _{PH4}	Output Phase Accuracy	_	- 5	_	5	%
	Output Clack Paried litter	f _{OUT} ≥ 200 MHz	_	_	250	ps p-p
	Output Clock Period Jitter	f _{OUT} < 200 MHz	_	_	0.05	UIPP
	Output Clock Cycle-to-Cycle Jitter	f _{OUT} ≥ 200 MHz	_	_	250	ps p-p
	Output clock cycle-to-cycle sitter	f _{OUT} < 200 MHz	_	_	0.05	UIPP
	Output Clock Phase Jitter	f _{PFD} ≥ 200 MHz	_	-	250	ps p-p
	Output Clock Phase Jittel	f _{PFD} < 200 MHz	_	_	0.05	UIPP
t _{OPJIT} ¹	Output Clock Period Jitter (Fractional-N)	f _{OUT} ≥ 200 MHz	_		350	ps p-p
	Output Clock Period Sitter (Fractional-N)	f _{OUT} < 200 MHz	_	_	0.07	UIPP
	Output Clock Cycle to Cycle litter /Freetienel NI	f _{OUT} ≥ 200 MHz	_	_	400	ps p-p
	Output Clock Cycle-to-Cycle Jitter (Fractional-N)	f _{OUT} < 200 MHz	_	_	0.08	UIPP
f _{BW} ⁴	PLL Loop Bandwidth	_	0.45		13	MHz
t _{LOCK} ²	PLL Lock-in Time	_	_	_	10	ms



Parameter	Descriptions	Conditions	Min	Тур.	Max	Units
t _{UNLOCK}	PLL Unlock Time (from RESET goes HIGH)	_	_	_	50	ns
	Input Clark Pariod litter	f _{PFD} ≥ 20 MHz	_	_	500	ps p-p
t _{IPJIT}	Input Clock Period Jitter	f _{PFD} < 20 MHz	_	_	0.01	UIPP
t _{HI}	Input Clock High Time	90% to 90%	0.5	_	_	ns
t _{LO}	Input Clock Low Time	10% to 10%	0.5	_	_	ns
t _{RST}	RST/ Pulse Width	_	1	_	_	ms
f _{SSC_MOD}	Spread Spectrum Clock Modulation Frequency	_	20	_	200	kHz
f _{SSC_MOD_AMP}	Spread Spectrum Clock Modulation Amplitude Range	_	0.25	-	2.00	%
f _{SSC_MOD_STEP}	Spread Spectrum Clock Modulation Amplitude Step Size	_	_	0.25	_	%

- 1. Jitter sample is taken over 10,000 samples for Period jitter, and 1,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.
- 2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.
- 3. Period jitter and cycle-to-cycle jitter numbers are guaranteed for $f_{PFD} > 10$ MHz. For $f_{PFD} < 10$ MHz, the jitter numbers may not be met in certain conditions.
- 4. Result from Lattice Radiant software.

4.19. CrossLink-NX Internal Oscillators Characteristics

Table 4.33. Internal Oscillators (V_{CC} = 1.0 V)

Symbol	Parameter Description	Min	Тур	Max	Unit
f _{CLKHF}	HFOSC CLKK Clock Frequency	418.5	450	481.5	MHz
f _{CLKLF}	LFOSC CLKK Clock Frequency	18.2	32	45.8	kHz
DCH _{CLKHF}	HFOSC Duty Cycle (Clock High Period)	43	50	57	%
DCH _{CLKLF}	LFOSC Duty Cycle (Clock High Period)	45	50	55	%

4.20. CrossLink-NX User I²C Characteristics

Table 4.34. User I^2C Specifications ($V_{CC} = 1.0 \text{ V}$)

Symbol	Parameter	STD Mode		FAST Mode			FAST Mode Plus ²			Units		
Зуппоп	Description	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Ollits	
f _{scl}	SCL Clock Frequency	-	_	100	-	_	400	_	_	1000	kHz	
T _{DELAY} 1	Optional delay through delay block	ı	_	62	ı	_	62	_	ı	62	ns	

Notes

- 1. Refer to the I²C Specification for timing requirements. User design should set constraints in Lattice Design Software to meet this industrial I²C Specification.
- 2. Fast Mode Plus maximum speed may be achieved by using external pull up resistor on I²C bus. Internal pull up may not be sufficient to support the maximum speed.



4.21. CrossLink-NX Analog-Digital Converter (ADC) Block Characteristics

Table 4.35. ADC Specifications

Symbol	Description	Condition	Min	Тур	Max	Unit
V_{REFINT_ADC}	ADC Internal Reference Voltage	_	1.14 ¹	1.2	1.26 ¹	V
V_{REFEXT_ADC}	ADC External Reference Voltage	_	1.0	_	1.8	V
N _{RES_ADC}	ADC Resolution	_	_	12	_	bits
ENOB _{ADC}	Effective Number of Bits	_	9.9	11	_	bits
		Bipolar Mode, Internal V _{REF}	V _{CM_ADC} — V _{REFINT_ADC/4}	V _{CM_ADC}	V _{CM_ADC} + V _{REFINT_ADC/4}	V
V _{SR ADC}	ADC Input Range	Bipolar Mode, External V _{REF}	V _{CM_ADC} – V _{REFEXT_ADC/4}	V _{REFEXT_ADC}	V _{CM_ADC} + V _{REFEXT_ADC/4}	V
_	ADC Input Common Mode	Uni-polar Mode, Internal V _{REF}	0	_	V _{REFINT_ADC}	V
		Uni-polar Mode, External V _{REF}	0	_	V _{REFEXT_ADC}	V
		Internal V _{REF}	_	V _{REFINT_ADC/2}	_	V
V _{CM_ADC}	Voltage (for fully differential signals)	External V _{REF}	_	V _{REFEXT_ADC/2}	_	V
f _{CLK_ADC}	ADC Clock Frequency	_	_	25	40	MHz
DC_{CLK_ADC}	ADC Clock Duty Cycle	_	48	50	52	%
f _{INPUT_ADC}	ADC Input Frequency	_	_	_	500	kHz
FS _{ADC}	ADC Sampling Rate	_	_	1	_	MS/s
N _{TRACK_ADC}	ADC Input Tracking Time	_	4	_	_	cycles ²
R _{IN_ADC}	ADC Input Equivalent Resistance	1 MS/s, Sampled @ 2 clock cycles	_	116	_	kΩ
t _{CAL_ADC}	ADC Calibration Time	_	_	_	6500	cycles ²
L _{OUTput_} ADC	ADC Conversion Time	Includes minimum tracking time of four cycles	25	_	_	cycles ²
DNL _{ADC}	ADC Differential Nonlinearity	_	-1	_	1	LSB
INL _{ADC}	ADC Integral Nonlinearity	_	- 2 ¹	_	2.21	LSB
SFDR _{ADC}	ADC Spurious Free Dynamic Range	_	65.8	77	_	dBc
THD _{ADC}	ADC Total Harmonic Distortion	_	_	- 76	-66.4	dB
SNR _{ADC}	ADC Signal to Noise Ratio	_	61.6	68	_	dB
SNDR _{ADC}	ADC Signal to Noise Plus Distortion Ratio	_	61.5	67	_	dB
ERR _{GAIN_ADC}	ADC Gain Error	_	-0.5	_	0.5	% FS _{ADC}
ERR _{OFFSET_ADC}	ADC Offset Error	_	-2	_	2	LSB
C _{IN_ADC}	ADC Input Equivalent Capacitance	_	_	2	_	pF

Notes:

- 1. Not tested; guaranteed by design.
- 2. ADC Sample Clock cycles. See ADC User Guide for Nexus Platform (FPGA-TN-02129) for more details.



4.22. CrossLink-NX Comparator Block Characteristics

Table 4.36. Comparator Specifications

Symbol	Description	Min	Тур	Max	Unit
f _{IN_COMP}	Comparator Input Frequency	-	_	10	MHz
V _{IN_COMP}	Comparator Input Voltage	0	_	V _{CC_ADC18}	V
V _{OFFSET_COMP}	Comparator Input Offset	-34.3	_	36.44	mV
V _{HYST_COMP}	Comparator Input Hysteresis	10	_	31.62	mV
V _{LATENCY_COMP}	Comparator Latency	_	_	31.24	ns

4.23. CrossLink-NX Digital Temperature Readout Characteristics

Digital temperature Readout (DTR) is implemented in one of the channels of ADC1.

Table 4.37. DTR Specifications¹

Symbol	Description	Condition	Min	Тур	Max	Unit
DTR _{RANGE}	DTR Detect Temperature Range	_	-40	_	125	°C
DTR _{ACCURACY}	DTR Accuracy	with external voltage reference range of 1.0 V to 1.8 V	-16	±6	16	°C
DTR _{RESOLUTION}	DTR Resolution	with external voltage reference	-0.3	_	0.3	°C

Note:

4.24. CrossLink-NX Hardened MIPI D-PHY Characteristics

Table 4.38. Hardened D-PHY Input Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed ([Differential) Input DC Specifications					
V _{CMRX(DC)}	Common-mode Voltage in High Speed Mode	_	70	_	330	mV
V	Differential Input HIGH Threshold	0.08 Gbps ≤ V _{IDTH} ≤ 1.5 Gbps	70	_	_	mV
V_{IDTH}	Differential input high Tiffeshold	1.5 Gbps < V _{IDTH} ≤ 2.5 Gbps	40	_	_	mV
V	Differential Input LOW Threshold	0.08 Gbps ≤ V _{IDTL} ≤ 1.5 Gbps	_	_	-70	mV
V_{IDTL}		1.5 Gbps < V _{IDTL} ≤ 2.5 Gbps	_	_	-40	mV
V _{IHHS}	Input HIGH Voltage (for HS mode)	_	_	_	460	mV
V _{ILHS}	Input LOW Voltage	_	-40	_	_	mV
V _{TERM-EN}	Single-ended voltage for HS Termination Enable ⁴	_	_	_	450	mV
Z _{ID}	Differential Input Impedance	_	80	100	125	Ω
High Speed ([Differential) Input AC Specifications	<u>.</u>				
Av. 1	Common-mode Interference (>450 MHz)	$0.08 \text{ Gbps} \le \Delta V_{CMRX(HF)} \le 1.5$ Gbps	_	_	100	mV
$\Delta V_{\text{CMRX(HF)}}^{1}$		1.5 Gbps < $\Delta V_{CMRX(HF)}$ ≤ 2.5 Gbps	_	_	50	mV

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

^{1.} External voltage reference (VREF) should be 0.1% accurate or better. DTR sensitivity to VREF is -4.1 °C per VREF per-cent (for example, if the VREF is 1 % low, then the DTR will read +4.1 °C high).



Symbol	Description	Conditions	Min	Тур	Max	Unit
ΔV _{CMRX(LF)} ^{2, 3}	Common-mode Interference (50 MHz–450	$0.08 \text{ Gbps} \le \Delta V_{\text{CMRX(LF)}} \le 1.5$ Gbps	- 50	1	50	mV
△ V CMRX(LF)	MHz)	1.5 Gbps < $\Delta V_{CMRX(LF)}$ ≤ 2.5 Gbps	-25	_	25	mV
Ссм	Common-mode Termination	_	_	_	60	pF
Low Power (S	ingle-Ended) Input DC Specifications					
V _{IH}	Low Power Mode Input HIGH Voltage	_	780	_	_	mV
V _{IL}	Low Power Mode Input LOW Voltage	_	_	_	540	mV
$V_{\text{IL-ULP}}$	Ultra Low Power Input LOW Voltage	_	_	_	300	mV
V _{HYST}	Low Power Mode Input Hysteresis	_	21	_	_	mV
$\mathbf{e}_{ extsf{spike}}$	Input Pulse Rejection	_	_	_	300	V∙ps
T _{MIN-RX}	Minimum Pulse Width Response	_	20	_	_	ns
V _{INT}	Peak Interference Amplitude	_	_	_	200	mV
f _{INT}	Interference Frequency	_	450	_	_	MHz
Contention D	etector (LP-CD) DC Specifications					
V _{IHCD}	Contention Detect HIGH Voltage	_	450	_	_	mV
V _{ILCD}	Contention Detect LOW Voltage	_	_	_	200	mV

- 1. This is peak amplitude of sine wave modulated to the receiver inputs.
- 2. Input common-mode voltage difference compared to average common-mode voltage on the receiver inputs.
- 3. Exclude any static ground shift of 50 mV.
- 4. High Speed Differential R_{TERM} is enabled when both DP and DN are below this voltage.

Table 4.39. Hardened D-PHY Output Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed (Di	fferential) Output DC Specifications					
V _{CMTX}	Common-mode Voltage in High Speed Mode	_	130	200	250	mV
$ \Delta V_{\text{CMTX(1,0)}} $	V _{CMTX} Mismatch Between Differential HIGH and LOW	_	_	_	7	mV
V _{OD}	Output Differential Voltage	D-PHY-P — D- PHY-N	120	200	270	mV
ΔV _{OD}	V _{OD} Mismatch Between Differential HIGH and LOW	_	_	_	14	mV
V _{OHHS}	Single-Ended Output HIGH Voltage	_	_	_	375	mV
Zos	Single Ended Output Impedance	_	35	50	75	Ω
Δz_{os}	Z _{OS} mismatch	_	_	_	20	%
High Speed (Di	fferential) Output AC Specifications					
$\Delta V_{CMTX(LF)}$	Common-Mode Variation, 50 MHz – 450 MHz	_	_	_	25	mV_{RMS}
$\Delta V_{CMTX(HF)}$	Common-Mode Variation, above 450 MHz	_	_	_	15	mV_{RMS}
		$0.08 \text{ Gbps} \le t_R \le 1$ Gbps	_	_	0.35	UI
		$\begin{array}{l} 1 \text{ Gbps} < t_R \leq \ 1.5 \\ \text{Gbps} \end{array}$	_	_	0.525	UI
t _R	Output 20%–80% Rise Time	t _R ≤ 1.5 Gbps	65	_	_	ps
		1.5 Gbps < t _R ≤ 2.5 Gbps	_	_	0.875	UI
		t _R > 1.5 Gbps	50	_	_	ps



Symbol	Description	Conditions	Min	Тур	Max	Unit
		$0.08 \text{ Gbps} \le t_F \le 1$ Gbps	_	_	Max 0.33 0.495 — 0.825 — 1.5 50 — 25 25 35 — 500 250 — — — — — — — — —	UI
		1 Gbps < t _F ≤ 1.5 Gbps	_	_		UI
t _F	Output 80%–20% Fall Time	t _F ≤ 1.5 Gbps	80	_		ps
		1.5 Gbps < t _F ≤ 2.5 Gbps	_	_		UI
		t _F > 1.5 Gbps	50	_		ps
Low Power (Si	ngle-Ended) Output DC Specifications					
V _{OH}	Low Power Mode Output HIGH Voltage	0.08 Gbps ≤ V _{OH} ≤ 1.50 Gbps	0.75	_	1.5	V
		V _{OH} > 1.50 Gbps	0.75	_	0.495 0.825 1.5 50 25 25 35 500 300 250	V
V_{OL}	Low Power Mode Input LOW Voltage	_	-50	_	50	mV
Z _{OLP}	Output Impedance in Low Power Mode	_	106	_	_	Ω
Low Power (Si	ngle-Ended) Output AC Specifications					
t_{RLP}	15%–85% Rise Time	_	_	_	25	ns
t _{FLP}	85%–15% Fall Time	_	_	_	25	ns
t _{REOT}	HS – LP Mode Rise and Fall Time, 30%–85%	_	_	_	35	ns
T _{lp-pulse-tx}	Pulse Width of the LP Exclusive-OR Clock	First ^t LP XOR Clock Pulse after STOP State or Last Pulse before STOP State	40	_	_	ns
		All Other Pulses	20	_	_	ns
T _{LP-PER-TX}	Period of the LP Exclusive-OR Clock	_	90	_	_	ns
	Slew Rate @ C _{LOAD} = 0 pF	_	_	_	500	mV/ns
	Slew Rate @ C _{LOAD} = 5 pF	_	_	_	300	mV/ns
	Slew Rate @ C _{LOAD} = 20 pF	_	_	_	250	mV/ns
	Slew Rate @ C _{LOAD} = 70 pF		_	_	250	mV/ns
	Slew Rate @ C _{LOAD} = 0 to 70 pF (Falling Edge		7	_	_	mV/ns
	Only)		7	_	_	mV/ns
$\delta V/\delta t_{SR}$	Slew Rate @ C _{LOAD} = 0 to 70 pF (Rising Edge		7	_	_	mV/ns
	Only)		7	_	_	mV/ns
	Slew Rate @ C _{LOAD} = 0 to 70 pF (Rising Edge		7 - 0.075 × (VO,INST - 700)	_	0.495 0.825 1.5 50 25 25 35 500 300 250 250	mV/ns
	Only)		7 - 0.0625 × (VO,INST - 550)	_	_	mV/ns
C _{LOAD}	Load Capacitance		0	_	70	pF



Table 4.40. Hardened D-PHY Pin Characteristic Specifications

Symbol	Description	Conditions	Min	Тур	Max	Unit		
Pin Characteris	Pin Characteristic Specifications							
V_{PIN}	Pin Signal Voltage Range		-50	_	1350	mV		
V_{PIN_LVLP}	Pin Signal Voltage Range in LVLP Operation		-50	_	1150	mV		
I _{LEAK}	Pin Leakage Current		-100	_	100	μΑ		
V_{GNDSH}	Ground Shift		-50	_	50	mV		
V _{PIN(absmax)}	Transient Pin Voltage Level		-0.15	_	1.45	V		
T _{VPIN(absmax)}	Maximum Transient Time above $V_{PIN(max)}$ or below $V_{PIN(min)}$		_	_	20	ns		

Table 4.41. Hardened D-PHY Clock Signal Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit			
Clock Signal Spec	Clock Signal Specification								
UI Instantaneous	UI _{INST}	_	_	-	12.5	ns			
UI Variation	ALII	_	-10%	_	10%	UI			
OI Variation	ΔUΙ	_	-5%	-	5%	UI			

Table 4.42. Hardened D-PHY Data-Clock Timing Specifications

Symbol	Description	Conditions	Min	Тур	Max	Unit
Data-Clock Tim	ning Specifications					
T	Data to Clask Class	$0.08 \text{ Gbps} \le T_{SKEW[TX]}$ $\le 1.00 \text{ Gbps}$	-0.15	_	0.15	UI _{INST}
T _{SKEW[TX]}	Data to Clock Skew	1.00 Gbps < T _{SKEW[TX]} ≤1.50 Gbps	-0.20	_		UI _{INST}
T _{SETUP[RX]}		$0.08 \text{ Gbps} \le T_{\text{SETUP[RX]}}$ $\le 1.00 \text{ Gbps}$	0.247	_	_	UI
I SETUP[RX]	Input Data Setup Before CLK	1.00 Gbps < T _{SETUP[RX]} ≤ 1.50 Gbps	0.37	- 0.15 - 0.20 200 - 0.15	_	UI
T	Input Data Hold After CLK	0.08 Gbps ≤ T _{HOLD[RX]} ≤ 1.00 Gbps	0.2	_	_	UI
T _{HOLD[RX]}		1.00 Gbps < T _{HOLD[RX]} ≤ 1.50 Gbps	0.3	_	_	UI
F _{IN_DPHY}	Input frequency to Hardened D-PHY PLL		24		200	MHz
T _{SKEW[TX]} Dynamic	Dynamic Data to Clock Skew (Tx)	> 1.5 Gbps	-0.15	_	0.15	UI _{INST}
ISI	Channel ISI	> 1.5 Gbps	_	_	0.20	UI _{INST}
T _{SETUP[RX]} + T _{HOLD[RX]} Dynamic	Dynamic Data to Clock Skew Window Rx Tolerance	> 1.5 Gbps	0.57	_	_	UI _{INST}



4.25. CrossLink-NX Hardened PCIe Characteristics

4.25.1. PCIe (2.5 Gbps)

Table 4.43. PCIe (2.5 Gbps)

Symbol	Description	Condition	Min.	Тур.	Max.	Unit
Transmitter ¹						
UI	Unit Interval	_	399.88	400	400.12	ps
BW_{TX}	Tx PLL bandwidth	_	1.5	_	22	MHz
$V_{TX-DIFF-PP}$	Differential p-p Tx voltage swing	_	0.8	_	1.2	Vp-p
$V_{TX-DIFF-PP-LOW}$	Low power differential p-p Tx voltage swing	_	0.4	_	1.2	Vp-p
V _{TX-DE-RATIO-3.5dB}	Tx de-emphasis level ratio at 3.5 dB	_	3	_	4	dB
$T_{TX-RISE-FALL}$	Transmitter rise and fall time	_	0.125	_	_	UI
T _{TX-EYE}	Transmitter Eye, including all jitter sources	_	0.75	_	_	UI
T _{TX-EYE-MEDIAN-to-MAX-} JITTER	Max. time between jitter median and max deviation from the median	_	_	_	0.125	UI
RL _{TX-DIFF}	Tx Differential Return Loss, including pkg and silicon	_	10	_	_	dB
RL _{TX-CM}	Tx Common Mode Return Loss, including pkg and silicon	50 MHz < freq < 2.5 GHz	6	_	_	dB
$Z_{TX\text{-}DIFF\text{-}DC}$	DC differential Impedance	_	80	_	120	Ω
V _{TX-CM-AC-P}	Tx AC peak common mode voltage, RMS	_	_	_	20	mV, RMS
I _{TX-SHORT}	Transmitter short-circuit current	_	_	_	90	mA
$V_{TX-DC-CM}$	Transmitter DC common-mode voltage	_	0	_	1.2	V
$V_{TX\text{-}IDLE\text{-}DIFF\text{-}AC\text{-}p}$	Electrical Idle Output peak voltage	_	_	_	20	mV
$V_{TX-RCV-DETECT}$	Voltage change allowed during Receiver Detect	_	_	_	600	mV
T _{TX-IDLE-MIN}	Min. time in Electrical Idle	_	20	_	_	ns
T _{TX-IDLE-SET-TO-IDLE}	Max. time from El Order Set to valid Electrical Idle	_	_	_	8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Max. time from Electrical Idle to valid differential output	_	_	_	8	ns
L _{TX-SKEW}	Lane-to-Lane output skew		_	_	500 ps + 2 UI	ps
Receiver ²						
UI	Unit Interval	_	399.9	400	400.12	ps
$V_{RX-DIFF-PP}$	Differential Rx peak-peak voltage	_	0.175	_	1.2	Vp-p
T _{RX-EYE} ³	Receiver eye opening time	_	0.4	_	_	UI
T _{RX-EYE-MEDIAN-to-MAX-}	Max time delta between median and deviation from median		_	_	0.3	UI
RL _{RX-DIFF}	Receiver differential Return Loss, package plus silicon	_	10	_	_	dB



Symbol	Description	Condition	Min.	Тур.	Max.	Unit
RL _{RX-CM}	Receiver common mode Return Loss, package plus silicon	_	6	_	1	dB
Z _{RX-DC}	Receiver DC single ended impedance	_	40	_	60	Ω
Z _{RX-DIFF-DC}	Receiver DC differential impedance	_	80	_	120	Ω
Z _{RX-HIGH-IMP-DC}	Receiver DC single ended impedance when powered down	_	200	_	_	kΩ
V _{RX-CM-AC-P} ³	Rx AC peak common mode voltage	_		_	150	mV, peak
V _{RX-IDLE-DET-DIFF-PP}	Electrical Idle Detect Threshold	_	65	_	175	mVp-p
L _{RX-SKEW}	Receiver –lane-lane skew	_	_	_	20	ps

- 1. Refer to PCI Express Base Specification Revision 3.0 Table 4.18 test condition and requirement for respective parameters.
- 2. Refer to PCI Express Base Specification Revision 3.0 Table 4.24 test condition and requirement for respective parameters.
- 3. Spec compliant requirement

4.25.2. PCIe (5 Gbps)

Table 4.44. PCIe (5 Gbps)

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
Transmit ¹	•					
UI	Unit Interval	_	199.94	200	200.06	ps
B _{WTX-PKG-PLL1}	Tx PLL bandwidth corresponding to PKG _{TX-PLL1}	_	8	_	16	MHz
B _{WTX-PKG-PLL2}	Tx PLL bandwidth corresponding to PKG _{TX-PLL2}	_	5	_	16	MHz
P _{KGTX-PLL1}	Tx PLL Peaking corresponding to PKG _{TX-PLL1}	_	_	_	3	dB
P _{KGTX-PLL2}	Tx PLL Peaking corresponding to PKG _{TX-PLL2}	_	_	_	1	dB
V _{TX-DIFF-PP}	Differential p-p Tx voltage swing	_	0.8	-	1.2	V, p-p
V _{TX-DIFF-PP-LOW}	Low power differential p-p Tx voltage swing	_	0.4	1	1.2	V, p-p
V _{TX-DE-RATIO-3.5dB}	Tx de-emphasis level ratio at 3.5 dB	_	3	_	4	dB
V _{TX-DE-RATIO-6dB}	Tx de-emphasis level ratio at 6 dB	_	5.5	_	6.5	dB
T _{MIN-PULSE}	Instantaneous lone pulse width	_	0.9	_	_	UI
T _{TX-RISE-FALL}	Transmitter rise and fall time	_	0.15	_	_	UI
T _{TX-EYE}	Transmitter Eye, including all jitter sources	_	0.75	_	_	UI
T _{TX-DJ}	Tx deterministic jitter > 1.5 MHz	_	_	_	0.15	UI
T _{TX-RJ}	Tx RMS jitter < 1.5 MHz	_	_	_	3	ps, RMS
T _{RF-MISMATCH}	Tx rise/fall time mismatch	_	_	_	0.1	UI
D	Tx Differential Return Loss,	50 MHz < freq < 1.25 GHz	10	_	_	dB
R _{LTX-DIFF}	including package and silicon	1.25 GHz < freq < 2.5 GHz	8	_	_	dB



Symbol	Description	Test Conditions	Min	Тур	Max	Unit
R _{LTX-CM}	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	6	_	_	dB
Z _{TX-DIFF-DC}	DC differential Impedance	_	_	_	120	Ω
V _{TX-CM-AC-PP}	Tx AC peak common mode voltage, peak-peak	_	_	_	150	mV, p-p
I _{TX-SHORT}	Transmitter short-circuit current	_	_	_	90	mA
$V_{TX-DC-CM}$	Transmitter DC common-mode voltage	_	0	_	1.2	V
V _{TX-IDLE-DIFF-DC}	Electrical Idle Output DC voltage	_	0	_	5	mV
V _{TX-IDLE-DIFF-AC-p}	Electrical Idle Differential Output peak voltage	_	_	_	20	mV
V _{TX-RCV-DETECT}	Voltage change allowed during Receiver Detect	_	_	_	600	mV
T _{TX-IDLE-MIN}	Min. time in Electrical Idle	_	20	_	_	ns
T _{TX-IDLE-SET-TO-IDLE}	Max. time from EI Order Set to valid Electrical Idle	_	_	_	8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Max. time from Electrical Idle to valid differential output	_	_	_	8	ns
L _{TX-SKEW}	Lane-to-Lane output skew	_	_	_	500 + 4 UI	ps
Receive ²						
UI	Unit Interval	_	199.94	200	200.06	ps
V _{RX-DIFF-PP}	Differential Rx peak-peak voltage	_	0.343	_	1.2	V, p-p
T _{RX-RJ-RMS}	Receiver random jitter tolerance (RMS)	1.5 MHz – 100 MHz Random noise	_	_	4.2	ps, RMS
T _{RX-DJ}	Receiver deterministic jitter tolerance	_	_	_	88	ps
R _{LRX-DIFF}	Receiver differential Return	50 MHz < freq < 1.25 GHz	10	_	_	dB
NLRX-DIFF	Loss, package plus silicon	1.25 GHz < freq < 2.5 GHz	8	_	_	dB
R _{LRX-CM}	Receiver common mode Return Loss, package plus silicon	_	6	_	_	dB
Z _{RX-DC}	Receiver DC single ended impedance	_	40	_	60	Ω
Z _{RX-HIGH-IMP-DC}	Receiver DC single ended impedance when powered down	_	200	_	_	kΩ
V _{RX-CM-AC-P} ³	Rx AC peak common mode voltage	_	_	_	150	mV, peak
V _{RX-IDLE-DET-DIFF-PP}	Electrical Idle Detect Threshold	_	65	_	175 ³	mv, pp
L _{RX-SKEW}	Receiver –lane-lane skew	_		_	8	ns

- 1. Refer to PCI Express Base Specification Revision 3.0 Table 4.18 test condition and requirement for respective parameters.
- 2. Refer to PCI Express Base Specification Revision 3.0 Table 4.24 test condition and requirement for respective parameters.
- 3. Spec compliant requirement



4.26. CrossLink-NX sysCONFIG Port Timing Specifications

Table 4.45. CrossLink-NX sysCONFIG Port Timing Specifications

Symbol	Parameter	Device	Min	Тур.	Max	Unit
Master SPI POR	/ REFRESH Timing					
t _{ICFG}	REFRESH command executed, to the last rising	_	_	_	30	μs
	edge of INITN (bulk-erase off)					·
t _{VMC}	Time from last rising edge of INITN to the valid Master MCLK	_	_	_	5	μs
f _{MCLK_DEF}	Default MCLK frequency (Before MCLK frequency selection in bitstream)	_	_	3.5	_	MHz
t _{ICFG_POR}	Time during POR, from VCC, VCCAUX, VCCIO0, or VCCIO1 (whichever is the last) pass POR trip	_	_	_	5	ms
Slave SPI/I ² C/I3	C POR					
t _{MSPI_INH}	Time during POR, from V _{CC} , V _{CCAUX} , V _{CCIOO} or V _{CCIO1} (whichever is the last) pass POR trip voltage, to pull PROGRAMN LOW to prevent entering MSPI mode	-	_	_	1	μs
t _{ACT_PROGRAMN_H}	Minimum time driving PROGRAMN HIGH after last activation clock	_	50	_	_	ns
t _{CONFIG_CCLK}	Minimum time to start driving CCLK (SSPI) after PROGRAMN HIGH	_	50	_	_	ns
t _{CONFIG_SCL}	Minimum time to start driving SCL (I ² C/I3C) after PROGRAMN HIGH	_	50	_	_	ns
PROGRAMN Co	nfiguration Timing					
t _{PROGRAMN}	PROGRAMN LOW pulse accepted	1	50	_	_	ns
t _{PROGRAMN_RJ}	PROGRAMN LOW pulse rejected	_	_	_	25	ns
t_{INIT_LOW}	PROGRAMN LOW to INITN LOW	1	_	_	100	ns
t _{INIT_HIGH}	PROGRAMN LOW to INITN HIGH (bulk-erase off)	LIFCL-40 LIFCL-17	_	30 30	_	μs μs
t _{DONE_LOW}	PROGRAMN LOW to DONE LOW	_	_	_	55	μs
t _{DONE_HIGH} ²	PROGRAMN HIGH to DONE HIGH	_		_	2	s
t _{IODISS}	PROGRAMN LOW to I/O Disabled	_	_	_	125	ns
Master SPI						
f _{MCLK} ¹	Max selected MCLK output frequency	_	_	112.5	124	MHz
f _{MCLK_DC}	MCLK output clock duty cycle	_	40	_	60	%
t _{MCLKH}	MCLK output clock pulse width HIGH	_	3.5	_	_	ns
t _{MCLKL}	MCLK output clock pulse width LOW	_	3.5	_	_	ns
t _{SU_MSI}	MSI to MCLK setup time	_	3	_	_	ns
t _{HD_MSI}	MSI to MCLK hold time	-	0.5	_	_	ns
t _{CO_MSO} ²	MCLK to MSO delay	_	_	_	12	ns
Slave SPI						
f _{CCLK}	CCLK input clock frequency	_	_	_	120	MHz
t _{CCLKH}	CCLK input clock pulse width HIGH	_	3.5	_	_	ns
t _{CCLKL}	CCLK input clock pulse width LOW	_	3.5	_	_	ns
tvmc_slave	Time from rising edge of INITN to Slave CCLK driven	_	50	_	_	ns
t _{VMC MASTER}	CCLK input clock duty cycle	_	40	_	60	%



Symbol	Parameter	Device	Min	Тур.	Max	Unit
t _{SU_SSI}	SSI to CCLK setup time	_	3.2	_	_	ns
t _{HD_SSI}	SSI to CCLK hold time	_	1.9	_	_	ns
t _{CO_SSO}	CCLK falling edge to valid SSO output	_	_	_	30	ns
t _{EN_SSO}	CCLK falling edge to SSO output enabled	_	_	_	30	ns
t _{DIS_SSO}	CCLK falling edge to SSO output disabled	_	_	_	30	ns
t _{HIGH_SCSN}	SCSN HIGH time	_	74	_	_	ns
t _{SU_SCSN}	SCSN to CCLK setup time	_	3.5	_	_	ns
t _{HD_SCSN}	SCSN to CCLK hold time	_	1.6	_	_	ns
I ² C/I3C						
f _{SCL_I2C}	SCL input clock frequency for I ² C	_	_	_	1	MHz
f _{SCL_I3C}	SCL input clock frequency for I3C	_	_	_	12	MHz
t _{SCLH_I2C}	SCL input clock pulse width HIGH for I ² C	_	400	_	_	ns
t _{SCLL_I2C}	SCL input clock pulse width LOW for I ² C	_	400	_	_	ns
t _{SU_SDA_I2C}	SDA to SCL setup time for I ² C	_	250	_	_	ns
t _{HD_SDA_I2C}	SDA to SCL hold time for I ² C	_	50	_	_	ns
t _{SU_SDA_I3C}	SDA to SCL setup time for I3C	_	30	_	_	ns
t _{HD_SDA_I3C}	SDA to SCL hold time for I3C	_	30	_	_	ns
t _{CO_SDA}	SCL falling edge to valid SDA output	_	_	_	200	ns
t _{EN_SDA}	SCL falling edge to SDA output enabled	_	_	_	200	ns
t _{DIS_SDA}	SCL falling edge to SDA output disabled	_	_	_	200	ns
Wake-Up Timing						
twakeup_done_high ²	Last configuration clock cycle to DONE going HIGH	_	_	_	60	μs
t _{FIO_EN} ²	User I/O enabled in Early I/O Mode	LIFCL-40	_		31184	cycles
VFIO_EN	Oser 1/O enabled in Early I/O Mode	LIFCL-17	_		20688	cycles
t _{IOEN} ²	Config clock to user I/O enabled	_	150	_	_	ns
t _{MCLKZ} ^{2, 3}	Master MCLK to Hi-Z	_	_	_	2.5	μs

- 1. f_{MCLK} has a dependency on HFOSC and is 1/3 of f_{CLKHF} .
- $2. \quad \text{Based on 30k uncompressed/unauthenticated/default MCLK timing (3.5 \, \text{MHz})/x1. Other permutations result in different values.}$
- 3. Measured using LVCMOS18, default MCLK frequency, slow slew rate.






Figure 4.14. Master SPI POR/REFRESH Timing




Figure 4.15. Slave SPI/I²C/I3C POR/REFRESH Timing






Figure 4.16. Master SPI PROGRAMN Timing




Figure 4.17. Slave SPI/I²C/I3C PROGRAMN Timing






Figure 4.18. Master SPI Configuration Timing




Figure 4.19. Slave SPI Configuration Timing




Figure 4.20. I²C /I3C Configuration Timing






Figure 4.21. Master SPI Wake-Up Timing




Figure 4.22. Slave SPI/I²C/I3C Wake-Up Timing



4.27. JTAG Port Timing Specifications

Table 4.46. JTAG Port Timing Specifications

Symbol	Parameter	Min	Тур.	Max	Units
f _{MAX}	TCK clock frequency	_	_	25	MHz
t _{BTCPH}	TCK clock pulse width high	20	_	_	ns
t _{BTCPL}	TCK clock pulse width low	20	_	_	ns
t _{BTS}	TCK TAP setup time	5	_	_	ns
t _{BTH}	TCK TAP hold time	5	_	_	ns
t _{BTRF}	TAP controller TDO rise/fall time ¹	100	_	_	mV/ns
t _{BTCO}	TAP controller falling edge of clock to valid output	_	_	14	ns
t _{BTCODIS}	TAP controller falling edge of clock to valid disable	_	_	14	ns
t _{BTCOEN}	TAP controller falling edge of clock to valid enable	_	_	14	ns
t _{BTCRS}	BSCAN test capture register setup time	8	_	_	ns
t _{BTCRH}	BSCAN test capture register hold time	25	_	_	ns
t _{BUTCO}	BSCAN test update register, falling edge of clock to valid output	_	_	25	ns
t _{BTUODIS}	BSCAN test update register, falling edge of clock to valid disable	_	_	25	ns
t _{BTUPOEN}	BSCAN test update register, falling edge of clock to valid enable	_	_	25	ns

Note:

1. Based on default IO setting of slow slew rate.





Figure 4.23. JTAG Port Timing Waveforms



4.28. Switching Test Conditions

Figure 3.24 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 4.47.



*CL Includes Test Fixture and Probe Capacitance

Figure 4.24. Output Test Load, LVTTL and LVCMOS Standards

Table 4.47. Test Fixture Required Components, Non-Terminated Interfaces

Table 4.47. Test tricture required components, non-retinimated interfaces									
Test Condition	R ₁	R ₂	CL	Timing Ref.	V _T				
LVTTL and other LVCMOS settings (L \geq H, H \geq L)	∞	8	0 pF	LVCMOS 3.3 = 1.5 V	-				
				LVCMOS 2.5 = V _{CCIO} /2	_				
				LVCMOS 1.8 = V _{CCIO} /2	_				
				LVCMOS 1.5 = V _{CCIO} /2	_				
				LVCMOS 1.2 = V _{CCIO} /2	_				
LVCMOS 2.5 I/O (Z ≥ H)	∞	1 ΜΩ	0 pF	V _{CCIO} /2	_				
LVCMOS 2.5 I/O (Z ≥ L)	1 ΜΩ	∞	0 pF	V _{CCIO} /2	V _{CCIO}				
LVCMOS 2.5 I/O (H ≥ Z)	∞	100	0 pF	V _{OH} - 0.10	_				
LVCMOS 2.5 I/O (L ≥ Z)	100	∞	0 pF	V _{OL} + 0.10	V _{CCIO}				

Note: Output test conditions for all other interfaces are determined by the respective standards.



5. Pinout Information

5.1. Signal Descriptions

Signal Name	Bank	Type	Description
Power and GND	<u> </u>	<u> </u>	
Vss		GND	Ground for internal FPGA logic and I/O
V _{SSA_D-PHY}	_	GND	Analog Ground for D-PHY blocks
V _{SSSD}	_	GND	Ground for SerDes blocks
V _{CC}	_	Power	Power supply pins for core logic. V_{CC} is connected to 1.0 V (nom.) supply voltage. Power On Reset (POR) monitors this supply voltage.
V _{CCAUXA}	_	Power	Auxiliary power supply pin for internal analog circuitry. This supply is connected to 1.8 V (nom.) supply voltage. POR monitors this supply voltage.
V _{CCAUX}	_	Power	Auxiliary power supply pin for I/O Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7. This supply is connected to 1.8 V (nom.) supply voltage, and is used for generating stable drive current for the I/O.
V _{CCAUXHX}	_	Power	Auxiliary power supply pin for I/O Bank 3, Bank 4, and Bank 5. This supply is connected to 1.8 V (nom.) supply voltage, and is used for generating stable current for the differential input comparators.
Vcciox	0-7	Power	Power supply pins for I/O bank x. For x = 0, 1, 2, 6, and 7, VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V. For x = 3, 4, and 5, VCCIO can be connected to (nom.) 1.0 V, 1.2 V, 1.35 V, 1.5 V, or 1.8 V. There are dedicated and shared configuration pins in banks 0 and 1. POR monitors these banks supply voltages.
V _{CC_D-PHYx}	_	Power	1.0 V (nom.) digital power supply for the hardened D-PHY blocks. X = 0, 1
V _{CCA_D-PHYx}	_	Power	1.8 V (nom.) analog power supply for the hardened D-PHY blocks. X = 0, 1
V _{CCPLL_D-PHYx}	_	Power	1.0 V (nom.) power supply for the hardened D-PHY blocks. X = 0, 1
V _{CCADC18}	_	Power	1.8 V (nom.) power supply for the ADC block.
V _{CCSD0}	_	Power	1.0 V (nom.) power supply for the SerDes block.
V _{CCPLLSD0}	_	Power	1.8 V (nom.) power supply for the PLL in the SerDes block.
V _{CCAUXSD}	_	Power	1.8 V (nom.) auxiliary power supply for the SerDes block.
Dedicated Pins	<u>. </u>		
Dedicated Configuration	I/O Pin		
JTAG_EN	1	Input	LVCMOS input pin. This input selects the JTAG shared GPIO to be used for JTAG 0 = GPIO 1 = JTAG
Dedicated ADC I/O Pins	L		1
ADC_REF[0, 1]		Input	ADC reference voltage, for each of the two ADC converters. If not used tie to ground.
ADC_DP/N[0, 1]	_	Input	Dedicated ADC input pairs, for each of the two ADC converters. If not used, tie to ground.



Signal Name	Bank	Туре	Description
Dedicated High Speed I/O Pins	L		
SDO_RXDP/N	_	Input	High Speed Data Differential Input Pairs
SD0_TXDP/N	_	Output	High Speed Data Differential Output Pairs
SDO_REFCLKP/N	_	Input	High Speed Reference Clock Differential Input Pairs
SD0_REXT	_	Input	High Speed External Reference Resistor Input. Resistor connects between to this pin and SDO_REFRET pin. This is used to adjust the onchip differential termination impedance, based on the external resistance value: $R_{\text{EXT}} = 909 \ \Omega, \ R_{\text{DIFF}} = 80 \ \Omega$ $R_{\text{EXT}} = 976 \ \Omega, \ R_{\text{DIFF}} = 85 \ \Omega$ $R_{\text{EXT}} = 1.02 \ k\Omega, \ R_{\text{DIFF}} = 90 \ \Omega$ $R_{\text{EXT}} = 1.15 \ k\Omega, \ R_{\text{DIFF}} = 100 \ \Omega$
SD0_REFRET	_	Input	High Speed Reference Return Input. These pins should be AC coupled to the VCCPLLSDO supply
Dedicated D-PHY I/O Pins			
D-PHY[0-1]_DP/N[0-3]	_	Input, Output	Hardened D-PHY Data Input/Output Pairs, for each of the 4 High Speed lanes in the 2 Hardened D-PHY Blocks
D-PHY[0-1]_CKP/N	_	Input, Output	Hardened D-PHY Clock Input/Output Pairs, for each of the 2 Hardened D-PHY Blocks
Misc Pins	•		
NC		_	No connect.
RESERVED		_	This pin is reserved and should not be connected to anything on the
General Purpose I/O Pins			
P[T/B/L/R] [Number]_[A/B]	T = 0	Input,	Programmable User I/O:
	R = 1, 2 B = 3, 4, 5 L = 6. 7	Output, Bi-Dir	[T/B/L/R] indicates the package pin/ball is in T (Top), B (Bottom), L (Left), or R (Right) edge of the device. [Number] identifies the PIO [A/B] pair. [A/B] shows the package pin/ball is A or B signal in the pair. PIO A and PIO B are grouped as a pair. Each A/B pair in the bottom banks supports true differential input and output buffers. When configured as differential input, differential termination of 100Ω can be selected. Each A/B pair in the top, left and right banks does not support true differential input or output buffer. It supports all single-ended inputs and outputs, and can be used for emulated differential output buffer. Some of these user-programmable I/O are used during configuration, depending on the configuration mode. You need to make appropriate connection on the board to isolate the two different functions before/after configuration. Some of these user-programmable I/O are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/O for user logic. During configuration the user-programmable I/O are tri-stated with an internal weak pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tri-stated and default to have weak pull-down enabled after configuration.



Signal Name	Bank	Type	Description
-------------	------	------	-------------

Shared Configuration Pins^{1, 2}

- 1. These pins can be used for configuration during configuration mode. When configuration is completed, these pins can be used as GPIO, or shared function in GPIO. When these pins are used in dual function, you need to isolate the signal paths for the dual functions on the board.
- 2. The pins used are defined by the configuration modes detected. Slave SPI or I²C/I3C modes are detected during slave activation. Pins that are not used in the configuration mode selected are tri-stated during configuration, and can connect directly as GPIO in user's function.

uncerty as of 10 in user s			
PRxxx /SDA/USER_SDA	1	Input, Output, Bi-Dir	Configuration: I ² C/I3C Mode: SDA signal User Mode: PRxxx: GPIO User_SDA: SDA signal for I ² C/I3C interface
PRxxx /SCL/USER_SCL	1	Input, Output, Bi-Dir	Configuration: I ² C/I3C Mode: SCL signal User Mode: PRxxx: GPIO User_SDA: SCL signal for I ² C/I3C interface
PRxxx/TDO/SSO	1	Input, Output, Bi-Dir	Configuration: Slave SPI Mode: Slave Serial Output User Mode: PRxxx: GPIO TDO: When JTAG_EN = 1, used as TDO signal for JTAG
PRxxx/TDI/SSI	1	Input, Output, Bi-Dir	Configuration: Slave SPI Mode: Slave Serial Input User Mode: PRxxx: GPIO TDI: When JTAG_EN = 1, used as TDI signal for JTAG
PRxxx/TMS/SCSN	1	Input, Output, Bi-Dir	Configuration: Slave SPI Mode: Slave Chip Select User Mode: PRxxx: GPIO TMS: When JTAG_EN = 1, used as TMS signal for JTAG
PRxxx/TCK/SCLK	1	Input, Output, Bi-Dir	Configuration: Slave SPI Mode: Slave Clock Input User Mode: PRxxx: GPIO TCK: When JTAG_EN = 1, used as TCK signal for JTAG
PTxxx/MCSNO	0	Input, Output, Bi-Dir	Configuration: Flow-through Daisy Chain Mode: Chip Select Output User Mode: PTxxx: GPIO
PTxxx/MD3	0	Input, Output, Bi-Dir	Configuration: Master Quad SPI Mode: I/O3 User Mode: PTxxx: GPIO
PTxxx/MD2	0	Input, Output, Bi-Dir	Configuration: Master Quad SPI Mode: I/O2 User Mode: PTxxx: GPIO

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Signal Name	Bank	Туре	Description
PTxxx/MSI/MD1	0	Input, Output, Bi-Dir	Configuration: Master SPI Mode: Master Serial Input Master Quad SPI Mode: I/O1 User Mode: PTxxx: GPIO
PTxxx/MSO/MD0	0	Input, Output, Bi-Dir	Configuration: Master SPI Mode: Master Serial Output Master Quad SPI Mode: I/O0 User Mode: PTxxx: GPIO
PTxxx/MCSN/PCLKT0_1	0	Input, Output, Bi-Dir	Configuration: Master SPI Mode: Master Chip Select Output User Mode: PTxxx: GPIO PCLKTO_0: Top PCLK Input
PTxxx/MCLK/PCLKTO_0	0	Input, Output, Bi-Dir	Configuration: Master SPI Mode: Master Clock Output User Mode: PTxxx: GPIO PCLKTO_1: Top PCLK Input
PTxxx/PROGRAMN	0	Input, Output, Bi-Dir	Configuration: PROGRAMN: Initiate configuration sequence when asserted LOW. User Mode: PTxxx: GPIO
PTxxx/INITN	0	Input, Output, Bi-Dir	Configuration: INITN: Open Drain I/O pin. This signal is driven to LOW when configuration sequence is started, to indicate the device is in initialization state. This signal is released after initialization is completed, and the configuration download can start. You can keep drive this signal LOW to delay configuration download to start. User Mode: PTxxx: GPIO
PTxxx/DONE	0	Input, Output, Bi-Dir	Configuration: DONE: Open Drain I/O pin. This signal is driven to LOW during configuration time. It is released to indicate the device has completed configuration. You can keep drive this signal LOW to delay the device to wake up from configuration. User Mode: PTxxx: GPIO

Shared User GPIO Pins 1, 2, 3, 4

- 1. Shared User GPIO pins are pins that can be used as GPIO, or functional pins that connect directly to specific functional blocks, when device enters into User Mode.
- 2. Declaring on assigning the pin as GPIO or specific functional pin is done by configuration bitstream, except JTAG pins.
- 3. JTAG pins are controlled by JTAG_EN signal. When JTAG_EN = 1, the pins are used for JTAG interface. When JTAG = 0, the pins are used as GPIO or specific functional pin defined by configuration bitstream.
- 4. Refer to package pin file.

Shared JTAG Pins							
PRxxx/TDO/ yyyy	1	Input, Output, Bi-Dir	User Mode: PRxxx: GPIO TDO: When JTAG_EN = 1, used as TDO signal for JTAG yyyy: Other possible selectable specific functional				

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Signal Name	Bank	Туре	Description
PRxxx/TDI/yyyy	1	Input, Output, Bi-Dir	User Mode: PRxxx: GPIO TDI: When JTAG_EN = 1, used as TDI signal for JTAG yyyy: Other possible selectable specific functional
PRxxx/TMS/ yyyy	1	Input, Output, Bi-Dir	User Mode: PRxxx: GPIO TMS: When JTAG_EN = 1, used as TMS signal for JTAG yyyy: Other possible selectable specific functional
PRxxx/TCK/ yyyy	1	Input, Output, Bi-Dir	User Mode: PRxxx: GPIO TCK: When JTAG_EN = 1, used as TCK signal for JTAG Yyyy: Other possible selectable specific functional

Shared CLOCK Pins ¹

1. Some PCLK pins can also be used as GPLL reference clock input pin. Refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

PBxxx/PCLK[T,C][3,4,5] [0-	3, 4, 5	Input,	User Mode:
3]/yyyy	, ,	Output,	PBxxx: GPIO
		Bi-Dir	PCLK: Primary Clock or GPLL Refclk signal
			[T,C] = True/Complement when using differential signaling
			[3,4,5] = Bank
			[0-3] Up to 4 signals in the bank
			yyyy: Other possible selectable specific functional
PTxxx/PCLKT0_[0-1]/yyyy	0	Input,	User Mode:
		Output,	PTxxx: GPIO
		Bi-Dir	PCLKT: Primary Clock or GPLL Refclk signal (Only Single Ended)
			[0-1] Up to 2 signals in the bank
			yyyy: Other possible selectable specific functional
PRxxx/PCLKT[1,2]_[0-2]/yyyy	1, 2	Input,	User Mode:
		Output,	PRxxx: GPIO
		Bi-Dir	PCLKT: Primary Clock or GPLL Refclk signal (Only Single Ended)
			[0-2] Up to 3 signals in the bank
			yyyy: Other possible selectable specific functional
PLxxx/PCLKT[6,7]_[0-2]/yyyy	6, 7	Input,	User Mode:
		Output,	PLxxx: GPIO
		Bi-Dir	PCLKT: Primary Clock or GPLL Refclk signal (Only Single Ended)
			[0-2] Up to 3 signals in the bank
			yyyy: Other possible selectable specific functional
PBxxx/LRC_GPLL[T,C]_IN/yyyy	3	Input,	User Mode:
		Output,	PBxxx: GPIO
		Bi-Dir	LRC_GPLL: Lower Right GPLL Refclk signal (PLLCK)
			[T,C] = True/Complement when using differential signaling
			yyyy: Other possible selectable specific functional
PBxxx/LLC_GPLL[T,C]_IN/yyyy	5	Input,	User Mode:
		Output,	PBxxx: GPIO
		Bi-Dir	LLC_GPLL: Lower Left GPLL Refclk signal (PLLCK)
			[T,C] = True/Complement when using differential signaling
			yyyy: Other possible selectable specific functional

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Signal Name	Bank	Туре	Description
PLxxx/ULC_GPLLT_IN/yyyy	7	Input,	User Mode:
		Output,	PLxxx: GPIO
		Bi-Dir	ULC_GPLL: Upper Left GPLL Refclk signal (Only Single Ended) (PLLCK)
			yyyy: Other possible selectable specific functional
Shared VREF Pins			
PBxxx/VREF[3,4,5]_[1-2]/yyyy	3, 4, 5	Input,	User Mode:
		Output,	PBxxx: GPIO
		Bi-Dir	VREF: Reference Voltage for DDR memory function
			[3,4,5] = Bank
			[1-2] Up to VREFs for each bank
			yyyy: Other possible selectable specific functional
Shared ADC Pins			
PBxxx/ADC_C[P,N]nn/yyyy	3, 4, 5	Input,	User Mode:
		Output,	PBxxx: GPIO
		Bi-Dir	ADC_C: ADC Channel Inputs
			[P,N] = Positive or Negative Input
			nn = ADC Channel number (0 – 15)
			yyyy: Other possible selectable specific functional
Shared Comparator Pins			
PBxxx/COMP[1-3][P,N]/yyyy	3, 5	Input,	User Mode:
		Output,	PBxxx: GPIO
		Bi-Dir	COMP: Differential Comparator Input
			[P,N] = Positive or Negative Input
			[1-3] = Input to Comparators 1-3
			yyyy: Other possible selectable specific functional
Shared SGMII Pins			
PBxxx/SGMII_RX[P,N][0-	3, 5	Input,	User Mode:
1]/уууу		Output,	PBxxx: GPIO
		Bi-Dir	SGMII_RX: Differential SGMII RX Inputs
			[P,N] = Positive or Negative Input
			[0-1] = Input to SGMII RX0 or RX1
			yyyy: Other possible selectable specific functional

Note: Not all signals are available as external pins in all packages. Refer to the Pinout List file for various package details.



5.2. Pin Information Summary

5.2.1. CrossLink-NX Family

Pin Information		LII	CL-17		LIFCL-40					
Summary		72 QFN	72WLCSP	121csfBGA	256caBGA	72 QFN	121csfBGA	256caBGA	289csBGA	400caBGA
User I/O Pins										
	Bank 0	11	8	12	12	10	12	12	12	12
General Purpose Inputs/Outputs per Bank	Bank 1	7	7	11	11	7	11	20	19	21
	Bank 2	0	0	0	0	0	0	13	24	28
	Bank 3	12	12	16	16	12	16	32	32	32
	Bank 4	0	0	16	16	0	22	32	32	32
	Bank 5	10	12	16	16	10	10	10	10	10
	Bank 6	0	0	0	0	0	0	26	28	28
	Bank 7	0	0	0	0	0	0	11	16	22
Total Single-Ende	ed User	40	39	71	71	39	71	156	173	185
	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	0	0	0	0	0	0	0	0	0
Differential	Bank 3	12	12	16	16	12	16	32	32	32
Input / Output Pairs	Bank 4	0	0	16	16	0	22	32	32	32
	Bank 5	10	12	16	16	10	10	10	10	10
	Bank 6	0	0	0	0	0	0	0	0	0
	Bank 7	0	0	0	0	0	0	0	0	0
Total Differential	1/0	22	24	48	48	22	48	74	74	74
Power Pins										
V_{CC} , V_{CCECLK}		8	3	3	5	8	3	5	6	8
V _{CCAUXA}		0	0	0	0	0	0	1	1	1
V_{CCAUX}		2	2	1	3	2	1	2	2	3
$V_{CCAUXHx}$		2	2	3	3	2	3	3	3	3
V _{CCAUXSD}	•	0	0	0	0	0	0	1	1	1
	Bank 0	1	1	1	1	1	1	1	1	1
	Bank 1	1	1	1	1	1	1	1	2	2
	Bank 2	0	0	0	0	0	0	1	2	2
V _{CCIO}	Bank 3	2	1	1	1	2	1	1	2	2
CCIO	Bank 4	0	0	1	1	0	1	1	2	2
	Bank 5	1	1	1	1	1	1	1	1	1
	Bank 6	0	0	0	0	0	0	1	2	2
	Bank 7	0	0	0	0	0	0	1	2	2
V _{CC_D-PHYx}		2	1	2	2	2	2	2	2	2
V _{CCA_D-PHYx}		1	1	2	2	1	2	2	2	2
$V_{\text{CCPLL_D-PHYx}}$		1	1	2	2	1	2	2	2	2
V_{CCSD0}		0	0	0	0	0	0	1	2	2
V _{CCPLLSD0}		0	0	0	0	0	0	1	1	1
V _{CCADC18}		1	0	0	1	1	0	1	1	1
Total Power Pins		22	14	18	23	22	18	29	37	40



Pin Information			LIF	CL-17				LIFCL-40		
Summary		72 QFN	72WLCSP	121csfBGA	256caBGA	72 QFN	121csfBGA	256caBGA	289csBGA	400caBGA
GND Pins			•						•	
Vss		0	5	6	20	0	6	22	26	37
V _{SSADC}		0	0	0	1	0	0	1	1	1
V _{SSSD}		0	0	0	0	0	0	5	8	12
V _{SSA_D-PHY}		0	3	5	8	0	5	8	9	7
Total GND Pins		0	8	11	29	0	11	36	44	57
Dedicated Pins										
Dedicated ADC C (pairs) ¹	hannels	0	0	0	2	0	0	0	0	0
Dedicated ADC R Voltage Pins ¹	eference	0	0	0	2	0	0	0	0	0
Dedicated D-PHY Channels (pairs)	' Data	4	4	8	8	4	8	8	8	8
Dedicated D-PHY (pairs)	' Clock	1	1	2	2	1	2	2	2	2
Dedicated Misc	Pins									
JTAGEN		1	1	1	1	1	1	1	1	1
NC		0	0	0	106	0	0	0	0	83
RESERVED		0	0	0	0	0	0	0	0	0
Total Dedicated	Pins	11	11	21	133	6	11	11	11	11
Shared Pins										
	Bank 0	10	8	10	10	10	10	10	10	10
	Bank 1	0	0	0	0	6	6	6	6	6
Clara and	Bank 2	0	0	0	0	0	0	0	0	0
Shared Configuration	Bank 3	0	0	0	0	0	0	0	0	0
Pins	Bank 4	0	0	0	0	0	0	0	0	0
	Bank 5	0	0	0	0	0	0	0	0	0
	Bank 6	0	0	0	0	0	0	0	0	0
	Bank 7	0	0	0	0	0	0	0	0	0
	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	4	4	4	4	4	4	4	4	4
	Bank 2	0	0	0	0	0	0	0	0	0
Shared JTAG	Bank 3	0	0	0	0	0	0	0	0	0
Pins	Bank 4	0	0	0	0	0	0	0	0	0
	Bank 5	0	0	0	0	0	0	0	0	0
	Bank 6	0	0	0	0	0	0	0	0	0
	Bank 7	0	0	0	0	0	0	0	0	0
	Bank 0	0	0	2	2	2	2	2	2	2
	Bank 1	0	0	3	3	0	3	3	3	3
	Bank 2	0	0	0	0	0	0	3	3	3
Shared PCLK	Bank 3	8	8	8	8	8	8	8	8	8
Pins	Bank 4	0	0	8	8	0	8	8	8	8
	Bank 5	8	8	8	8	8	8	8	8	8
	Bank 6	0	0	0	0	0	0	3	3	3
	Bank 7	0	0	0	0	0	0	3	3	3



Pin Information			LII	FCL-17				LIFCL-40		
Summary		72 QFN	72WLCSP	121csfBGA	256caBGA	72 QFN	121csfBGA	256caBGA	289csBGA	400caBGA
	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	0	0	0	0	0	0	0	0	0
Shared GPLL	Bank 3	2	2	2	2	2	2	2	2	2
Pins	Bank 4	0	0	0	0	0	0	0	0	0
	Bank 5	2	2	2	2	2	2	2	2	2
	Bank 6	0	0	0	0	0	0	0	0	0
	Bank 7	0	0	0	0	0	0	2	2	2
	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	0	0	0	0	0	0	0	0	0
Shared VREF	Bank 3	2	2	2	2	2	2	2	2	2
Pins	Bank 4	0	0	2	2	0	1	2	2	2
	Bank 5	2	2	2	2	2	2	2	2	2
	Bank 6	0	0	0	0	0	0	0	0	0
Ī	Bank 7	0	0	0	0	0	0	0	0	0
	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	0	0	0	0	0	0	0	0	0
Shared ADC	Bank 3	5	5	7	7	5	7	12	12	12
Channels (pairs)	Bank 4	0	0	0	0	0	0	0	0	0
	Bank 5	4	4	4	4	4	4	4	4	4
	Bank 6	0	0	0	0	0	0	0	0	0
	Bank 7	0	0	0	0	0	0	0	0	0
	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	0	0	0	0	0	0	0	0	0
Shared	Bank 3	0	0	0	0	0	0	2	2	3
Comparator Channels (pairs)	Bank 4	0	0	0	0	0	0	0	0	0
Chambio (pans)	Bank 5	3	3	3	3	3	3	3	3	3
	Bank 6	0	0	0	0	0	0	0	0	0
	Bank 7	0	0	0	0	0	0	0	0	0
	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	0	0	0	0	0	0	0	0	0
Shared SGMII	Bank 3	0	0	0	0	0	0	0	0	0
Channels (pairs)	Bank 4	0	0	0	0	0	0	0	0	0
	Bank 5	2	2	2	2	2	2	2	2	2
	Bank 6	0	0	0	0	0	0	0	0	0
	Bank 7	0	0	0	0	0	0	0	0	0

Note:


1. ADC is available in select speed grades. See Ordering Information for more information.




6. Ordering Information

Lattice provides a wide variety of services for its products including custom marking, factory programming, known good die, and application specific testing. Contact your local sales representatives for more details.

6.1. CrossLink-NX Part Number Description





*Note: Input Comparator, ADC, EBR ECC, and DTR are only available in -7 (-A), -8 (-C/I), and -9 (-C/I) speed and grade.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



6.2. Ordering Part Numbers

6.2.1. Commercial

Part Number	Speed	Package	Pins	Temp.	Logic Cells (k)
LIFCL-17-7UWG72C	-7	Lead free WLCSP	72	Commercial	17
LIFCL-17-8UWG72C	-8	Lead free WLCSP	72	Commercial	17
LIFCL-17-7SG72C	-7	Lead free QFN	72	Commercial	17
LIFCL-17-8SG72C	-8	Lead free QFN	72	Commercial	17
LIFCL-17-9SG72C	-9	Lead free QFN	72	Commercial	17
LIFCL-17-7MG121C	-7	Lead free csfBGA	121	Commercial	17
LIFCL-17-8MG121C	-8	Lead free csfBGA	121	Commercial	17
LIFCL-17-9MG121C	-9	Lead free csfBGA	121	Commercial	17
LIFCL-17-7BG256C	-7	Lead free caBGA	256	Commercial	17
LIFCL-17-8BG256C	-8	Lead free caBGA	256	Commercial	17
LIFCL-17-9BG256C	-9	Lead free caBGA	256	Commercial	17
LIFCL-40-7SG72C	-7	Lead free QFN	72	Commercial	39
LIFCL-40-8SG72C	-8	Lead free QFN	72	Commercial	39
LIFCL-40-9SG72C	-9	Lead free QFN	72	Commercial	39
LIFCL-40-7MG121C	-7	Lead free csfBGA	121	Commercial	39
LIFCL-40-8MG121C	-8	Lead free csfBGA	121	Commercial	39
LIFCL-40-9MG121C	-9	Lead free csfBGA	121	Commercial	39
LIFCL-40-7MG289C	-7	Lead free csBGA	289	Commercial	39
LIFCL-40-8MG289C	-8	Lead free csBGA	289	Commercial	39
LIFCL-40-9MG289C	-9	Lead free csBGA	289	Commercial	39
LIFCL-40-7BG256C	-7	Lead free caBGA	256	Commercial	39
LIFCL-40-8BG256C	-8	Lead free caBGA	256	Commercial	39
LIFCL-40-9BG256C	-9	Lead free caBGA	256	Commercial	39
LIFCL-40-7BG400C	-7	Lead free caBGA	400	Commercial	39
LIFCL-40-8BG400C	-8	Lead free caBGA	400	Commercial	39
LIFCL-40-9BG400C	-9	Lead free caBGA	400	Commercial	39

6.2.2. Industrial

Part Number	Speed	Package	Pins	Temp.	Logic Cells (k)
LIFCL-17-8UWG72I	-8	Lead free WLCSP	72	Industrial	17
LIFCL-17-7SG72I	- 7	Lead free QFN	72	Industrial	17
LIFCL-17-8SG72I	-8	Lead free QFN	72	Industrial	17
LIFCL-17-9SG72I	- 9	Lead free QFN	72	Industrial	17
LIFCL-17-7MG121I	- 7	Lead free csfBGA	121	Industrial	17
LIFCL-17-8MG121I	-8	Lead free csfBGA	121	Industrial	17
LIFCL-17-9MG121I	- 9	Lead free csfBGA	121	Industrial	17
LIFCL-17-7BG256I	- 7	Lead free caBGA	256	Industrial	17
LIFCL-17-8BG256I	-8	Lead free caBGA	256	Industrial	17
LIFCL-17-9BG256I	- 9	Lead free caBGA	256	Industrial	17
LIFCL-40-7SG72I	- 7	Lead free QFN	72	Industrial	39
LIFCL-40-8SG72I	-8	Lead free QFN	72	Industrial	39
LIFCL-40-9SG72I	- 9	Lead free QFN	72	Industrial	39
LIFCL-40-7MG121I	- 7	Lead free csfBGA	121	Industrial	39
LIFCL-40-8MG121I	-8	Lead free csfBGA	121	Industrial	39

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Part Number	Speed	Package	Pins	Temp.	Logic Cells (k)
LIFCL-40-9MG121I	- 9	Lead free csfBGA	121	Industrial	39
LIFCL-40-7MG289I	- 7	Lead free csBGA	289	Industrial	39
LIFCL-40-8MG289I	-8	Lead free csBGA	289	Industrial	39
LIFCL-40-9MG289I	- 9	Lead free csBGA	289	Industrial	39
LIFCL-40-7BG256I	- 7	Lead free caBGA	256	Industrial	39
LIFCL-40-8BG256I	-8	Lead free caBGA	256	Industrial	39
LIFCL-40-9BG256I	- 9	Lead free caBGA	256	Industrial	39
LIFCL-40-7BG400I	- 7	Lead free caBGA	400	Industrial	39
LIFCL-40-8BG400I	-8	Lead free caBGA	400	Industrial	39
LIFCL-40-9BG400I	- 9	Lead free caBGA	400	Industrial	39

6.2.3. Automotive

Part Number	Speed	Package	Pins	Temp.	Logic Cells (k)
LIFCL-17-7MG121A	-7	Lead free csfBGA	121	Automotive	17
LIFCL-17-7BG256A	- 7	Lead free caBGA	256	Automotive	17
LIFCL-40-7MG121A	- 7	Lead free csfBGA	121	Automotive	39
LIFCL-40-7BG256A	-7	Lead free caBGA	256	Automotive	39



Supplemental Information

For Further Information

A variety of technical notes for the CrossLink-NX family are available.

- sub-LVDS Signaling Using Lattice Devices (FPGA-TN-02028)
- Thermal Management (FPGA-TN-02044)
- sysI/O User Guide for Nexus Platform (FPGA-TN-02067)
- Power Management and Calculation for CrossLink-NX Devices (FPGA-TN-02075)
- Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform (FPGA-TN-02076)
- CrossLink-NX Hardened D-PHY User Guide (FPGA-TN-02081)
- Using TraceID (FPGA-TN-02084)
- Memory User Guide for Nexus Platform (FPGA-TN-02094)
- sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095)
- sysDSP User Guide for Nexus Platform (FPGA-TN-02096)
- CrossLink-NX High-Speed I/O Interface (FPGA-TN-02097)
- sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099)
- ADC User Guide for Nexus Platform (FPGA-TN-02129)
- I²C Hardened IP User Guide for Nexus Platform (FPGA-TN-02142)
- Multi-Boot User Guide for Nexus Platform (FPGA-TN-02145)
- High-Speed PCB Design Considerations (FPGA-TN-02148)
- CrossLink-NX Hardware Checklist (FPGA-TN-02149)
- CrossLink-NX Single Event Upset (SEU) Report (FPGA-TN-02174)
- Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide (FPGA-UG-02039)

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTL, LVCMOS, SSTL) www.jedec.org
- PCI www.pcisig.com



Revision History

Revision 1.3, March 2022

Section	Change Summary
All	Adjustments in formatting and wording across the document, including changing the reference document names from Usage Guide to User Guide and changing table footnote with asterisk (*) to one (¹).
General Description	 Updated content, including rewording some bullet points in the Features section. Added note for ECC in Flexible Memory Resources bullet point and Dual ADC bullet point. Updated Table 1.1. CrossLink-NX Commercial/Industrial Family Selection Guide and Table 1.2. CrossLink-NX Automotive Family Selection Guide to add table note 3 for ADC block.
Architecture	Updated content, including rewording some information in the following sections: Overview PFU Blocks Routing Programmable I/O (PIO) Programmable I/O Cell (PIC) Tri-state Register Block DDR Memory Support sysl/O Buffer Analog Interface Device Configuration Single Event Upset (SEU) Handling On-Chip Oscillator User I²C IP MIPI D-PHY Blocks Peripheral Component Interconnect Express (PCIe) Added information on select speed grades in sysMEM Memory Block and Analog Interface. Updated note reference in Table 2.2. Slice Signal Descriptions. Updated TD[1:0] parameter name to T[1:0] in Table 2.8. Tri-state Block Port Description. Updated Figure 2.6. General Purpose PLL Diagram to correct shading in CLKOS4 and CLKOS5. Updated DELAY CODE to DELAYCODE_I and DELAYCODE_O in Figure 2.26. DQS Control and Delay Block (DQSBUF).
DC and Switching Characteristics for Commercial and Industrial	 Removed "Over Recommended Operating Conditions" info across the section. Added this info in the section: All specifications in this Chapter are characterized within recommended operating conditions unless otherwise specified. Added Commercial and Industrial grade information in ESD Performance. Updated T_A max value in Table 3.1. Absolute Maximum Ratings. Updated table note 2 in Table 3.2. Recommended Operating Conditions. Updated table note 2 in Table 3.6. Hot Socketing Specifications for GPIO. Updated unit in Table 3.9. Capacitors – Wide Range, Table 3.10. Capacitors – High Performance, Table 3.30. LMMI FMAX Summary, and Table 3.33. Internal Oscillators (VCC = 1.0 V). Updated LVDS and subLVDS V_{CCIO} (Input) value in Table 3.13. sysl/O Recommended Operating Conditions. Updated V_{IH}, V_{IL}, I_{OL}, I_{OH} values and table notes in Table 3.14. sysl/O DC Electrical Characteristics – Wide Range I/O and Table 3.15. sysl/O DC Electrical Characteristics – High Performance I/O. Updated information for V_{CCAUX} in LVDS.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary					
	Changed V _{INN} to V _{INM} in table note 2 and added table note 3 in Table 3.17. LVDS DC					
	Electrical Characteristics.					
	Added table note for V _{ICM} in SubLVDS (Input Only).					
	Updated min and max value of Z _{OS} in Table 3.24. Soft D-PHY Output Timing and Levels.					
	Updated max value of HSTL15 in Table 3.27. CrossLink-NX Maximum I/O Buffer Speed1 2,3,4,7					
	Added reference to table note 2 for 32 k x 32 k True-Dual Port RAM in Table 3.29. Register-to-Register Performance.					
	Updated Generic DDRX1 group to add WRIO and HPIO in Table 3.31. CrossLink-NX External Switching Characteristics (VCC = 1.0 V).					
	Updated Min and Max values, added reference for table note 2 in cycles unit, and added table notes for ADC in Table 3.35. ADC Specifications.					
	Added table note for Comparator in Table 3.36. Comparator Specifications.					
	Added table note for ADC in Table 3.37. DTR Specifications.					
	Updated $V_{\text{TERM-EN}}$ description, min value of V_{IDTH} (1.5 Gbps), and max value of V_{IDTL} (1.5 Gbps) in Table 3.38. Hardened D-PHY Input Timing and Levels.					
	Updated $V_{TX\text{-DE-RATIO-3.5dB}}$ description and $Z_{RX\text{-HIGH-IMP-DC}}$ min value in Table 3.43. PCIe (2.5 Gbps).					
	Updated $V_{TX\text{-DE-RATIO-}3.5dB}$ and $V_{TX\text{-DE-RATIO-}6dB}$ description in Table 3.44. PCIe (5 Gbps).					
	Updated row name to Slave SPI/I2C/I3C POR, description of t_{MSPI_INM} and t_{FIO_EN} , max value for t_{FIO_EN} ; Changed t_{DONE_HIGH} to $t_{WAKEUP_DONE_HIGH}$ in Wake-Up Timing row, added references table notes, and added table note 2 and 3 in Table 3.46. CrossLink-NX sysCONFIG Port Timing Specifications.					
	Updated Figure 3.2. LVDS25E Output Termination Example, Figure 3.19. Slave SPI					
	Configuration Timing, Figure 3.20. I2C /I3C Configuration Timing, Figure 3.21. Master SPI Wake-Up Timing, and Figure 3.22. Slave SPI/I2C/I3C Wake-Up Timing.					
DC and Switching Characteristics	Removed "Over Recommended Operating Conditions" info across the section.					
for Automotive	Added this info in the section: All specifications in this Chapter are characterized within recommended operating conditions unless otherwise specified.					
	Added Automotive grade information in ESD Performance.					
	Updated T _A max value in Table 4.1. Absolute Maximum Ratings.					
	Updated table note 2 in Table 4.6. Hot Socketing Specifications for GPIO.					
	Updated unit in Table 4.9. Capacitors – Wide Range, Table 4.10. Capacitors – High Performance, Table 4.30. LMMI FMAX Summary, and Table 4.33. Internal Oscillators (VCC = 1.0 V).					
	Updated V_{IH} , V_{IL} , I_{OL} , I_{OH} values and table notes in Table 4.14. sysI/O DC Electrical Characteristics – Wide Range I/O and Table 4.15. sysI/O DC Electrical Characteristics – High Performance I/O.					
	Updated min and max value of Z_{OS} and min value of V_{OH} in Table 4.24. Soft D-PHY Output Timing and Levels.					
	Updated Generic DDRX1 group to add WRIO and HPIO in Table 4.31. CrossLink-NX External Switching Characteristics (VCC = 1.0 V).					
	Updated Min and Max values, added reference for table note 2 in cycles unit, and added table notes for ADC in Table 4.35. ADC Specifications.					
	Added table notes in Table 4.37. DTR Specifications.					
	Updated $V_{\text{TERM-EN}}$ description, min value of V_{IDTH} (1.5 Gbps), and max value of V_{IDTL} (1.5 Gbps) in Table 4.38. Hardened D-PHY Input Timing and Levels.					
	Updated $V_{TX\text{-DE-RATIO-3.5dB}}$ description and $Z_{RX\text{-HIGH-IMP-DC}}$ min value in Table 4.43. PCle (2.5 Gbps).					
	Updated V _{TX-DE-RATIO-3.5dB} and V _{TX-DE-RATIO-6dB} description in Table 4.44. PCIe (5 Gbps).					
	Updated row name to Slave SPI/I2C/I3C POR, description of t_{MSPI_INM} and t_{FIO_EN} , max value for t_{FIO_EN} ; Changed t_{DONE_HIGH} to $t_{WAKEUP_DONE_HIGH}$ in Wake-Up Timing row, added references table notes, and added table note 2 and 3 in Table 4.45. CrossLink-NX sysCONFIG Port Timing Specifications.					

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary		
	 Updated Figure 4.2. LVDS25E Output Termination Example, Figure 4.3. SubLVDS Input Interface, Figure 4.4. SubLVDS Output Interface, Figure 4.5. SLVS Interface, Figure 4.21. Master SPI Wake-Up Timing, and Figure 4.22. Slave SPI/I2C/I3C Wake-Up Timing. 		
Pinout Information	Updated description for ADC_REF and ADC_DP/N in Signal Descriptions.		
	 Added table note and reference for Dedicated ADC Channels and Reference in CrossLink-NX Family. 		
Ordering Information	Added footnote for speed in LIFCL-40 and LIFCL-17 diagrams.		

Revision 1.2.1, October 2021

Section	Change Summary
All	Minor adjustments in formatting across the document.
DC and Switching Characteristics for Commercial and Industrial	Removed CrossLink-NX Product Family Qualification Summary document link in ESD Performance.
DC and Switching Characteristics for Automotive	Removed CrossLink-NX Product Family Qualification Summary document link in ESD Performance.
Revision History	Updated this section to indicate that version 1.2 of this datasheet is for automotive production release.

Revision 1.2, September 2021

Section	Change Summary
All	Changed 17 k and 39 k to 17k and 39k across the document.
Architecture	 Changed Successive Approximation Resistor/Capacitor reference to Successive Approximation Register in Analog to Digital Converters section. Updated SGMII Clock Data Recovery (CDR) section to add information that SGMII CDR is only available on commercial and industrial grade devices.
DC and Switching Characteristics for Commercial and Industrial	 Updated Figure 3.3 to move resistor to the on-chip side. Updated Figure 3.14 and Figure 3.15 to move location of power rail and t_{ICFG} parameter. Updated SubLVDSE/SubLVDSEH (Output Only) section content to change Bank 5 and Bank 6 to Bank 6 and Bank 7. Removed table note 8 reference in Table 3.27. Updated Min and Max value of f_{CLKHF} in Table 3.33. Updated DTR_{RANGE} max value, change values, and added note for external voltage reference in DTR_{ACCURACY} in Table 3.37. Updated table note and test conditions of J_{TOL_Dj} and J_{TOL_Tj} in Table 3.45. Added new row for t_{ICFG_POR} and updated max and unit for t_{ICFG}, unit of t_{VMC}, typ of f_{MCLK_DEF}, max value of t_{DONE_LOW}, and data in the I²C/I3C section in Table 3.46. Updated table note and data for t_{BTRF} in Table 3.47.Table 3.37
DC and Switching Characteristics for Automotive	 Added Power Supply Ramp Rates (section 4.3) to Switching Test Conditions (section 4.29) to complete the CrossLink-NX Automotive data for production release. Updated Table 4.2 to change t_{AUTO} to t_{JAUTO}.



Revision 1.1, July 2021

Section	Change Summary
All	 Corrected units and measurements across the document. Minor formatting across the document. Changed 17K and 39K to 17 k and 39 k across the document.
Architecture	 Updated Programmable I/O (PIO) content to remove reference to CrossLink-NX regarding PIC. Updated Programmable I/O Cell (PIC) to provide additional information on PIC. Updated Figure 2.17 and Figure 2.18. Added Trace ID section. Updated Cryptographic Engine content.
Introduction	Minor formatting in Features section.
DC and Switching Characteristics for Commercial and Industrial	 Updated note in Table 3.6 and Table 3.27. Added note 3 in Table 3.14 and Table 3.15. Added three rows for fSSC in Table 3.32. Changed EBR Output Registers to Output Registers for 32k × 32 True-Dual Large Memory Functions in Table 3.29. Updated max value for tOPJIT Output Clock Phase Jitter and added rows for fSSC_MOD in Table 3.32. Updated Table 3.35 to fill up empty cells.
Pinout Summary	 Updated table in Signal Descriptions to add PLLCK in PBxxx/LRC_GPLL, PBxxx/LLC_GPLL, and PBxxx/ULC_GPLL. Updated table in CrossLink-NX Family to re-arrange pinout package from lowest to highest.
References	Added reference documents.

Revision 1.0, April 2021

Section	Change Summary
All	Production release