Single, Dual, Quad General **Purpose, Low Voltage Comparators**

The LMV331 is a CMOS single channel, general purpose, low voltage comparator. The LMV393 and LMV339 are dual and quad channel versions, respectively. The LMV331/393/339 are specified for 2.7 V to 5 V performance, have excellent input common-mode range, low quiescent current, and are available in several space saving packages.

The LMV331 is available in 5-pin SC-70 and TSOP-5 packages. The LMV393 is available in a 8-pin Micro8[™], SOIC-8, and a UDFN8 package, and the LMV339 is available in a SOIC-14 and a TSSOP-14 package.


The LMV331/393/339 are cost effective solutions for applications where space saving, low voltage operation, and low power are the primary specifications in circuit design for portable applications.

Features

- Guaranteed 2.7 V and 5 V Performance
- Input Common-mode Voltage Range Extends to Ground
- Open Drain Output for Wired-OR Applications
- Low Quiescent Current: 60 µA/channel TYP @ 5 V
- Low Saturation Voltage 200 mV TYP @ 5 V
- Propagation Delay 200 ns TYP @ 5 V
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Battery Monitors
- Notebooks and PDA's
- General Purpose Portable Devices
- General Purpose Low Voltage Applications





SC-70 **CASE 419A**



TSOP-5 **CASE 483**



Micro8 CASE 846A



SOIC-8 **CASE 751**

UDFN8 CASE 517AJ





SOIC-14 CASE 751A



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.





Figure 2. Hysteresis Curve

MARKING DIAGRAMS



MAXIMUM RATINGS

Symbol	Rating	Value	Unit
V _S	Voltage on any Pin (referred to V ⁻ pin)	5.5	V
V _{IDR}	Input Differential Voltage Range	±Supply Voltage	V
TJ	Maximum Junction Temperature	150	°C
T _A	Operating Ambient Temperature Range LMV331, LMV393, LMV339 NCV331 (Note 3)	-40 to 85 -40 to 125	°C
T _{stg}	Storage Temperature Range	-65 to 150	°C
ΤL	Mounting Temperature (Infrared or Convection (1/16" From Case for 30 Seconds))	260	°C
V _{ESD}	ESD Tolerance (Note 1) Machine Model Human Body Model	100 1000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage Temperature Range (Note 2)	2.7 to 5.0	V
θ _{JA}	Thermal Resistance SC-70 TSOP-5 Micro8 SOIC-8 UDFN8 SOIC-14 TSSOP-14	280 333 238 212 350 156 190	°C/W

I. Human Body Model, applicable std. MIL–STD–883, Method 3015.7. Machine Model, applicable std. JESD22–A115–A (ESD MM std. of JEDEC) Field–Induced Charge–Device Model, applicable std. JESD22–C101–C (ESD FICDM std. of JEDEC).
 2. The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA}. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} – T_A)/_{θJA}. All numbers apply for packages soldered directly onto a PC board.
 3. NCV prefix is qualified for automotive usage.

2.7 V DC ELECTRICAL CHARACTERISTICS (All limits are guaranteed for $T_A = 25^{\circ}C$, V⁺ = 2.7 V, V⁻ = 0 V, V_{CM} = 1.35 V unless otherwise noted.)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Offset Voltage	V _{IO}			1.7	9	mV
Input Offset Voltage Average Drift	T _C V _{IO}			5		μV/°C
Input Bias Current (Note 4)	Ι _Β			< 1		nA
Input Offset Current (Note 4)	I _{IO}			< 1		nA
Input Voltage Range	V _{CM}			0 to 2		V
Saturation Voltage	V _{SAT}	I _{SINK} ≤ 1 mA		120		mV
Output Sink Current	۱ ₀	V _O ≤ 1.5 V	5	23		mA
Supply Current LMV331 NCV331 LMV393 LMV339	Icc			40 40 70 140	100 100 140 200	μΑ

2.7 V AC ELECTRICAL CHARACTERISTICS (T_A = 25°C, V⁺ = 2.7 V, R_L = 5.1 k Ω , V⁻ = 0 V unless otherwise noted.)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Propagation Delay – High to Low	t _{PHL}	Input Overdrive = 10 mV Input Overdrive = 100 mV		1000 500		ns
Propagation Delay – Low to High	t _{PLH}	Input Overdrive = 10 mV Input Overdrive = 100 mV		800 200		ns

4. Guaranteed by design and/or characterization.

Parameter	Symbol	Condition (Note 6)	Min	Тур	Max	Unit
Input Offset Voltage	V _{IO}	$T_A = T_{LO}$ to T_{HIGH}		1.7	9	mV
Input Offset Voltage Average Drift		$T_A = T_{LO}$ to T_{HIGH}		5		μV/°C
Input Bias Current (Note 5)	I _B	$T_A = T_{LO}$ to T_{HIGH}		< 1		nA
Input Offset Current (Note 5)	I _{IO}	$T_A = T_{LO}$ to T_{HIGH}		< 1		nA
Input Voltage Range	V _{CM}			0 to 4.2		V
Voltage Gain (Note 5)	A _V		20	50		V/mV
Saturation Voltage	V _{SAT}	$I_{SINK} = 10 \text{ mA}$ $T_A = T_{LO} \text{ to } T_{HIGH}$		200	400 700	mV
Output Sink Current	Ι _Ο	$V_{O} \le 1.5 V$	10	84		mA
Supply Current LMV331	Icc	$T_A = T_{LO}$ to T_{HIGH}		60	120 150	μΑ
Supply Current LMV393	Icc	$T_A = T_{LO}$ to T_{HIGH}		100	200 250	μΑ
Supply Current LMV339	Icc	$T_A = T_{LO}$ to T_{HIGH}		170	300 350	μΑ
Output Leakage Current (Note 5)		$T_A = T_{LO}$ to T_{HIGH}		0.003	1	μΑ

5.0 V DC ELECTRICAL CHARACTERISTICS (All limits are guaranteed for $T_A = 25^{\circ}C$, V⁺ = 5 V, V⁻ = 0 V, V_{CM} = 2.5 V unless otherwise noted. Limits over temperature are guaranteed by design and/or characterization.)


5.0 V AC ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$, V⁺ = 5 V, $R_L = 5.1 \text{ k}\Omega$, V⁻ = 0 V unless otherwise noted.)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Propagation Delay – High to Low	t _{PHL}	Input Overdrive = 10 mV Input Overdrive = 100 mV		1500 900		ns
Propagation Delay – Low to High	t _{PLH}	Input Overdrive = 10 mV Input Overdrive = 100 mV		800 200		ns

5. Guaranteed by design and/or characterization.
 6. For LMV331, LMV393, LMV339: T_A = -40°C to 85°C For NCV331: T_A = -40°C to 125°C

TYPICAL CHARACTERISTICS

(V_{CC} = 5.0 V, T_A = 25°C, R_L = 5 k\Omega unless otherwise specified)



NEGATIVE TRANSITION INPUT – V_{CC} = 2.7 V




Figure 7. 10 mV Overdrive




Figure 8. 20 mV Overdrive






Figure 9. 100 mV Overdrive

POSITIVE TRANSITION INPUT – V_{CC} = 2.7 V








Figure 11. 20 mV Overdrive






Figure 12. 100 mV Overdrive

NEGATIVE TRANSITION INPUT - V_{CC} = 5.0 V








Figure 14. 20 mV Overdrive






Figure 15. 100 mV Overdrive

POSITIVE TRANSITION INPUT – V_{CC} = 5.0 V








Figure 17. 20 mV Overdrive




Figure 18. 100 mV Overdrive


APPLICATION CIRCUITS

Basic Comparator Operation

The basic operation of a comparator is to compare two input voltage signals, and produce a digital output signal by determining which input signal is higher. If the voltage on the non–inverting input is higher, then the internal output transistor is off and the output will be high. If the voltage on the inverting input is higher, then the output transistor will be on and the output will be low. The LMV331/393/339 has an open–drain output stage, so a pull–up resistor to a positive supply voltage is required for the output to switch properly.

The size of the pull–up resistor is recommended to be between 1 k Ω and 10 k Ω . This range of values will balance two key factors; i.e., power dissipation and drive capability for interface circuitry.

Figure 19 illustrates the basic operation of a comparator and assumes dual supplies. The comparator compares the input voltage (V_{IN}) on the non–inverting input to the reference voltage (V_{REF}) on the inverting input. If V_{IN} is less than V_{REF} , the output voltage (V_O) will be low. If V_{IN} is greater than V_{REF} , then V_O will be high.




Comparators and Stability

A common problem with comparators is oscillation due to their high gain. The basic comparator configuration in Figure 19 may oscillate if the differential voltage between the input pins is close to the device's offset voltage. This can happen if the input signal is moving slowly through the comparator's switching threshold or if unused channels are connected to the same potential for termination of unused channels. One way to eliminate output oscillations or 'chatter' is to include external hysteresis in the circuit design.

Inverting Configuration with Hysteresis

An inverting comparator with hysteresis is shown in Figure 20.



When V_{IN} is less than the voltage at the non-inverting node, V_+ , the output voltage will be high. When V_{IN} is greater than the voltage at V_+ , then the output will be low. The hysteresis band (Figure 21) created from the resistor network is defined as:

$$\Delta V_{+} = V_{T1} - V_{T2}$$

where V_{T1} and V_{T2} are the lower and upper trip points, respectively.




Figure 21.

 V_{T1} is calculated by assuming that the output of the comparator is pulled up to supply when high. The resistances R_1 and R_3 can be viewed as being in parallel which is in series with R_2 (Figure 22). Therefore V_{T1} is:

$$\mathsf{V}_{\mathsf{T1}} = \frac{\mathsf{V}_{\mathsf{CC}}\,\mathsf{R}_2}{\left(\mathsf{R}_1\,\|\,\mathsf{R}_3\right) + \,\mathsf{R}_2}$$

 V_{T2} is calculated by assuming that the output of the comparator is at ground potential when low. The resistances R_2 and R_3 can be viewed as being in parallel which is in series with R_1 (Figure 23). Therefore V_{T2} is:

$$\mathsf{V}_{\mathsf{T2}} = \frac{\mathsf{V}_{\mathsf{CC}} \big(\mathsf{R}_2 \, \| \, \mathsf{R}_3\big)}{\mathsf{R}_1 + \big(\mathsf{R}_2 \, \| \, \mathsf{R}_3\big)}$$




Figure 22.

Non–inverting Configuration with Hysteresis A non–inverting comparator is shown in Figure 24.

Figure 23.




Figure 24.

The hysteresis band (Figure 25) of the non–inverting configuration is defined as follows:

 $\Delta V_{in} = V_{CC}R_1/R_2$




Figure 25.

When V_{IN} is much less than the voltage at the inverting input (V_{REF}), then the output is low. R_2 can then be viewed as being connected to ground (Figure 26). To calculate the voltage required at V_{IN} to trip the comparator high, the following equation is used:

$$V_{in1} = \frac{V_{ref} \left(R_1 + R_2 \right)}{R_2}$$

When the output is high, V_{IN} must less than or equal to V_{REF} ($V_{IN} \le V_{REF}$) before the output will be low again (Figure 27). The following equation is used to calculate the voltage at V_{IN} to switch the output back to the low state:




Figure 26. Figure 27.

Termination of Unused Inputs

Proper termination of unused inputs is a good practice to keep the output from 'chattering.' For example, if one channel of a dual or quad package is not being used, then the inputs must be connected to a defined state. The recommended connections would be to tie one input to V_{CC} and the other input to ground.

ORDERING INFORMATION

Order Number	Number of Channels	Specific Device Marking	Package Type	Shipping [†]
LMV331SQ3T2G	Single	CCA	SC–70 (Pb–Free)	3000 / Tape & Reel
LMV331SN3T1G	Single	ЗСА	TSOP-5 (Pb-Free)	3000 / Tape & Reel
NCV331SN3T1G	Single	3CA	TSOP-5 (Pb-Free)	3000 / Tape & Reel
LMV393DMR2G	Dual	V393	Micro8 (Pb–Free)	4000 / Tape & Reel
LMV393DR2G	Dual	V393	SOIC-8 (Pb-Free)	2500 / Tape & Reel
LMV393MUTAG	Dual	CA	UDFN8 (Pb–Free)	3000 / Tape & Reel
LMV339DR2G	Quad	LMV339	SOIC-14 (Pb-Free)	2500 / Tape & Reel
LMV339DTBR2G	Quad	LMV 339	TSSOP-14 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *Contact factory.





DOCUMENT NUMBER:	98ASB42984B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SC-88A (SC-70-5/SOT-35	PAGE 1 OF 1					


ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.





DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SCRIPTION: TSOP-5 PAGE 1 O		PAGE 1 OF 1			
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights or the						





DIMENSIONS: MILLIMETERS

 DOCUMENT NUMBER:
 98AON23417D
 Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 UDFN8 1.8X1.2, 0.4P
 PAGE 1 OF 1

 ON Semiconductor and (Image) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

Electronic versions are uncontrolled except when accessed directly from the Document Repository.





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	IPTION: SOIC-8 NB		PAGE 1 OF 2				
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: SOIC-8 NB PAGE 2 OF					
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2			
ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						

SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2			
ON Semiconductor and M are trademarks of Semiconductor Components Industries 11 C dba ON Semiconductor or its subsidiaries in the United States and/or other countries						

ON Semiconductor and united states and/or other countries. LC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	MICRO8		PAGE 1 OF 1		
ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					





may or may not be present.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1			
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						

DIMENSIONS: MILLIMETERS

© Semiconductor Components Industries, LLC, 2019