

# **LNBH29**

## LNB supply and control IC with step-up and I²C interface



### **Features**

- Complete interface between LNB and I²C bus
- Built-in DC-DC converter for single 12 V supply operation and high efficiency (typ. 93% @ 0.5 A)
- Selectable output current limit by external resistor
- Compliant with main satellite receiver output voltage specifications
- Accurate built-in 22 kHz tone generator suits widely accepted standards
- EXTM pin, auxiliary 22 kHz modulation input (LNBH29E) extends design flexibility
- 22 kHz tone waveform integrity guaranteed also at no load condition
- **Datasheet** - **production data**
- Low-drop post regulator and high efficiency step-up PWM with integrated power N-MOS allowing low power losses
- Overload and overtemperature internal protection with I²C diagnostic bits
- LNB short-circuit dynamic protection
- +/- 4 kV ESD tolerant on output power pins

### **Applications**

- STB satellite receivers
- TV satellite receivers
- PC card satellite receivers

### **Description**

Intended for analog and digital satellite receivers/Sat-TV and Sat-PC cards, the LNBH29 series is a monolithic voltage regulator and interface IC, assembled in QFN16 (3x3) and QFN16 (4x4) specifically designed to provide the 13 / 18 V power supply and the 22 kHz tone signaling to the LNB down-converter in the antenna dish or to the multi-switch box. In this application field, it offers a complete solution with extremely low component count, low power dissipation together with a simple design and I²C standard interfacing.



#### **Table 1. Device summary**

March 2013 DocID023065 Rev 3 1/31

This is information on a product in full production.

# **Contents**









# <span id="page-3-0"></span>**1 Block diagram**



1. DSQIN pin available only on the LNBH29.

2. EXTM pin available only on the LNBH29E.



### <span id="page-4-0"></span>**2 Application information**

This IC has a built-in DC-DC step-up converter that, from a single source from 9 V to 17.5 V, generates the voltages  $(V_{1p})$  that allow the linear post-regulator to work with a minimum dissipated power of 0.5 W typ. @ 500 mA load (the linear post-regulator drop voltage is internally kept at  $V_{UP}$  -  $V_{OUT}$  = 1 V typ.). The IC is also provided with an undervoltage lockout circuit that disables the whole circuit when the supplied  $V_{CC}$  drops below a fixed threshold (4.7 V typically). The step-up converter is provided with a soft-start function which reduces the inrush current during startup. The SS time is internally fixed at 4 ms typ. to switch from 0 to 13 V and 6 ms typ. to switch from 0 to 18 V.

### <span id="page-4-1"></span>**2.1 DiSEqC™ data encoding**

The LNBH29 series includes two versions with different DiSEqC control pin solutions: LNBH29 with DSQIN pin and LNBH29E with EXTM pin.

The LNBH29 is provided with the DSQIN logic input pin (TTL compatible) to be controlled by an external DiSEqC data envelope source which activates the internal 22 kHz tone generator factory trimmed. This guarantees the tone output waveform in accordance with the DiSEqC standards.

The LNBH29E is provided with the EXTM analogic modulation input pin to be connected to an external 22 kHz DiSEqC tone source. The tone output waveform depends on the characteristics of an external signal injected by means of the EXTM pin.

### <span id="page-4-2"></span>**2.2 LNBH29: data encoding by external DiSEqC envelope control through the DSQIN pin**

If an external DiSEqC code envelope source is available, it is possible to use the internal 22 kHz generator activated during the tone transmission by connecting the DiSEqC envelope source to the DSQIN pin (see *[Section 5: Typical application circuits](#page-11-0)*). In this way, the internal 22 kHz signal is superimposed to the  $V_{\text{OUT}}$  DC voltage to generate the LNB output 22 kHz tone. During the period in which the DSQIN is kept HIGH, the internal control circuit activates the 22 kHz tone output.

The 22 kHz tone on the  $V_{\text{OUT}}$  pin is activated with about 6 µs delay from the DSQIN TTL signal rising edge, and it stops with a delay time in the range of 15 us to 60 us after the 22 kHz TTL signal on DSQIN has expired (refer to *[Figure 2](#page-4-3)*).

<span id="page-4-3"></span>





### <span id="page-5-0"></span>**2.3 LNBH29E: DISEQC data encoding by external 22 kHz signal connected to the EXTM pin**

In order to improve design flexibility, an analogic modulation input pin is available (EXTM) to generate the 22 kHz tone superimposed to the  $V_{\text{OUT}}$  DC output voltage. An appropriate DC blocking capacitor must be used to couple the 22 kHz modulating signal source to the EXTM pin. The EXTM pin modulates the  $V_{\text{OUT}}$  voltage through the series decoupling capacitor, so that:

 $V_{\text{OUT}}(AC) = VEXTM(AC)$  x GEXTM

where  $V_{\text{OUT}}(AC)$  and VEXTM(AC) are, respectively, the peak-to-peak AC voltage on the  $V<sub>OUT</sub>$  pin and on the EXTM pin, while GEXTM is the voltage gain between the EXTM voltage and  $V_{\text{OUT}}$  signal.

### <span id="page-5-1"></span>**2.4 Output current limit selection**

The linear regulator current limit threshold can be set by an external resistor connected to the ISEL pin. The resistor value defines the output current limit by the equation:

#### **Equation 1**

$$
I_{MAX} (typ.) = \frac{13915}{RSEL^{1.111}}
$$

where  $R_{\text{SFI}}$  is the resistor connected between ISEL and GND expressed in k $\Omega$  and  $I_{MAX}(typ.)$  is the typical current limit threshold expressed in mA.  $I_{MAX}$  can be set up to 550  $m\Delta$ 

### <span id="page-5-2"></span>**2.5 Output voltage selection**

The linear regulator output voltage level can be easily programmed in order to accomplish application specific requirements, using 3 bits of the internal DATA register (see *[Section 7.1:](#page-15-1)  [Write mode transmission](#page-15-1)* and *[Table 7](#page-17-0)* for exact programmable values). Register writing is accessible via the I²C bus.

### <span id="page-5-3"></span>**2.6 Diagnostic and protection functions**

The LNBH29 series has 5 diagnostic internal functions provided via the I²C bus, by reading 5 bits on the STATUS register (in Read mode). All the diagnostic bits are, in normal operation, set to LOW. Two diagnostic bits are dedicated to the overtemperature and overload protection status (OTF and OLF) while the remaining 3 bits are dedicated to the output voltage level (VMON), to external voltage source presence on the  $V_{OUT}$  pin (PDO) and to the input voltage power not good function (PNG). Once the OLF (or OTF or PNG) bit has been activated (set to "1"), it is latched to "1" until the relevant cause is removed and a new register reading operation is done (see *[Table 8](#page-18-1)*).



# <span id="page-6-0"></span>**2.7 Surge protection and TVS diodes**

The LNBH29 series is directly connected to the antenna cable in a set-top box. Atmospheric phenomenon can cause high voltage discharges on the antenna cable causing damage to the attached devices. Surge pulses occur due to direct or indirect lightning strikes to an external (outdoor) circuit. This leads to currents or electromagnetic fields causing high voltage or current transients. Transient voltage suppressor (TVS) devices are usually placed, as shown in *[Figure 3](#page-6-4)*, to protect the STB output circuits where the LNBH29 and other devices are electrically connected to the antenna cable.

<span id="page-6-4"></span>

For this purpose the use of LNBTVSxx surge protection diodes specifically designed by ST is recommended. The selection of the LNBTVS diode should be made based on the maximum peak power dissipation that the diode is capable of supporting (see the LNBTVS datasheet for further details).

### <span id="page-6-1"></span>**2.8 VMON: output voltage diagnostic**

When device output voltage is activated ( $V_{OUT}$  pin), its value is internally monitored and, as long as the output voltage level is below the guaranteed limits, the VMON I²C bit is set to "1". See *[Table 12](#page-21-0)* for more details.

### <span id="page-6-2"></span>**2.9 PDO: overcurrent detection on output pull-down stage**

When an overcurrent occurs on the pull-down output stage due to an external voltage source greater than the LNBH29 nominal  $V_{\text{OUT}}$  and for a time longer than  $I_{\text{SINK-TIME-OUT}}$ (10 ms typ.), the PDO I²C bit is set to "1". This may happen due to an external voltage source presence on the LNB output ( $V_{\text{OUT}}$  pin).

For current threshold and de-glitch time details, see *[Table 9](#page-19-1)*.

### <span id="page-6-3"></span>**2.10 Power-on I²C interface reset and undervoltage lockout**

The I<sup>2</sup>C interface built into the LNBH29 series is automatically reset at power-on. As long as the  $V_{CC}$  stays below the undervoltage lockout (UVLO) threshold (4.7 V typ.), the interface does not respond to any I²C command and all DATA register bits are initialized to zeroes, therefore keeping the power blocks disabled. Once the  $V_{CC}$  rises above 4.8 V typ. the I<sup>2</sup>C interface becomes operative and the DATA registers can be configured by the main microprocessor.



DocID023065 Rev 3 7/31

### <span id="page-7-0"></span>**2.11 PNG: input voltage minimum detection**

When input voltage ( $V_{CC}$  pin) is lower than LPD (low power diagnostic) minimum thresholds, the PNG I²C bit is set to "1". Refer to *[Table 9](#page-19-1)* for threshold details.

### <span id="page-7-1"></span>**2.12 COMP: boost capacitors and inductor**

The DC-DC converter compensation loop can be optimized in order to properly work with both ceramic and electrolytic capacitors  $(V_{\text{LP}}$  pin). For this purpose, one I<sup>2</sup>C bit in the DATA register (COMP) can be set to "1" or "0" as follows:

COMP=0 for electrolytic capacitors

COMP=1 for ceramic capacitors

For recommended DC-DC capacitor and inductor values refer to *[Section 5: Typical](#page-11-0)  [application circuits](#page-11-0)* and to the BOM in *[Table 5](#page-12-0)*.

### <span id="page-7-2"></span>**2.13 OLF: overcurrent and short-circuit protection and diagnostic**

In order to reduce the total power dissipation during an overload or a short-circuit condition, the device is provided with a dynamic short-circuit protection. The overcurrent protection circuit works dynamically: as soon as an overload is detected, the output current is provided only for  $T_{ON}$  time (90 ms typ.) and after that, the output is set in shutdown for a  $T_{OFF}$  time of typically 900 ms. Simultaneously, the diagnostic OLF I²C bit of the STATUS register is set to "1". After this time has elapsed, the output is resumed for a time  $T_{ON}$ . At the end of  $T_{ON}$ , if the overload is still detected, the protection circuit cycles again through  $T_{OFF}$  and  $T_{ON}$ . At the end of a full  $T_{ON}$  in which no overload is detected, normal operation is resumed and the OLF diagnostic bit is reset to LOW after a register reading is done. Typical  $T_{ON} + T_{OFF}$  time is 990 ms, determined by an internal timer. This dynamic operation can greatly reduce the power dissipation in short-circuit conditions, while ensuring excellent power-on startup in most conditions.

### <span id="page-7-3"></span>**2.14 OTF: thermal protection and diagnostic**

The LNBH29 series is also protected against overheating: when the junction temperature exceeds 150 °C (typ.), the step-up converter and the linear regulator are shut off and the diagnostic OTF bit in the STATUS register is set to "1". As soon as the overtemperature condition is removed, normal operation is automatically re-enabled, while the OTF bit is reset to "0" after a register reading operation.



# <span id="page-8-0"></span>**3 Pin configuration**



**Figure 4. Pin connections QFN16 (3x3) and (4x4) (top view)**

#### **Table 2. Pin description**





Pin $n^{\circ}$	Symbol	Name	<b>Pin function</b>	
3	<b>DSQIN</b> (LNBH29)	DiSEqC tone envelope input	Available for LNBH29 version: this pin accepts DiSEqC envelope codes (TTL compatible) from the main DiSEqC microcontroller. The LNBH29 uses this code to enable the internally generated 22 kHz carrier superimposed to the $V_{OUT}$ pin DC voltage. See Figure 5.	
3	<b>EXTM</b> (LNBH29E)	External 22 kHz tone input	Available for LNBH29E version: the "external tone modulation" input acts on the integrated linear regulator loop to superimpose an external 22 kHz signal to the $V_{OUT}$ pin DC voltage. Needs DC decoupling to the AC source. See Figure 6.	
Epad	Epad	Exposed pad	To be connected with power grounds and to the ground layer through vias to dissipate the heat.	
1, 4, 11, 15	N.C.	Not internally connected	Not internally connected pins. These pins can be connected to GND to improve thermal performance.	

**Table 2. Pin description (continued)**



# <span id="page-10-0"></span>**4 Maximum ratings**





*Note: Absolute maximum ratings are those values beyond which damage to the device may occur. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal.*







# <span id="page-11-0"></span>**5 Typical application circuits**

<span id="page-11-1"></span>

<span id="page-11-2"></span>

<span id="page-12-0"></span>





### <span id="page-13-0"></span>**6 I²C bus interface**

Data transmission from the main microprocessor to the LNBH29 and vice versa takes place through the 2-wire I²C bus interface, consisting of the 2 lines SDA and SCL (pull-up resistors to positive supply voltage must be externally connected).

### <span id="page-13-1"></span>**6.1 Data validity**

As shown in *[Figure 7](#page-14-0)*, the data on the SDA line must be stable during the high semi-period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

### <span id="page-13-2"></span>**6.2 Start and stop condition**

As shown in *[Figure 8](#page-14-1)*, a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. A stop condition must be sent before each start condition.

### <span id="page-13-3"></span>**6.3 Byte format**

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

### <span id="page-13-4"></span>**6.4 Acknowledge**

The master (microprocessor) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see *[Figure 9](#page-14-2)*). The peripheral (LNBH29) that acknowledges must pull down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse. The peripheral which has been addressed must generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer. The LNBH29 does not generate an acknowledge if the  $V_{CC}$  supply is below the undervoltage lockout threshold (4.7) V typ.).

### <span id="page-13-5"></span>**6.5 Transmission without acknowledge**

If the detection of an acknowledge from the LNBH29 is not required, the microprocessor can use a simpler transmission: it simply waits one clock cycle without checking the slave acknowledging, and sends the new data. This approach is of course less protected from misworking and decreases the noise immunity.



<span id="page-14-0"></span>



<span id="page-14-1"></span>

#### **Figure 9. Acknowledge on the I²C bus**

<span id="page-14-2"></span>

 $\sqrt{1}$ 

## <span id="page-15-0"></span>**7 I²C interface protocol**

### <span id="page-15-1"></span>**7.1 Write mode transmission**

The LNBH29 series interface protocol comprises:

- a start condition (S)
- a chip address byte with the LSB bit  $R/W = 0$
- a register address (internal address of the first register to be accessed)
- a sequence of data (byte to write in the addressed internal register + acknowledge)
- a stop condition (P). The transfer lasts until a stop bit is encountered
- the LNBH29, as slave, acknowledges every byte transfer.

#### **Figure 10. Example of writing procedure starting with first data address 0x2**



ACK = Acknowledge

 $S =$ Start

 $P =$ Stop

R/W = 1/0, Read/Write bit

X = 0/1, set the values to select the chip address (see *[Table 11](#page-21-1)* for pin selection).

*Note: One only DATA register address 0x1 is available for the writing procedure.*

### <span id="page-15-2"></span>**7.2 Read mode transmission**

In Read mode the bytes sequence must be as follows:

- a start condition (S)
- a chip address byte with the LSB bit R/W=0
- the register address byte of the internal first register to be accessed
- a stop condition (P)
- a new master transmission with the chip address byte and the LSB bit R/W=1
- after the acknowledge the LNBH29 starts to send the addressed register content. As long as the master keeps the acknowledge LOW, the LNBH29 transmits the next address register byte content.
- the transmission is terminated when the master sets the acknowledge HIGH with a following stop bit.





<span id="page-16-1"></span>**Figure 11. Example of reading procedure starting with first status address 0X0 (a)**

ACK = Acknowledge  $S =$  Start

 $P = Stop$ 

R/W = 1/0, Read/Write bit

 $X = 0/1$ , set the values to select the chip address (see Chip Address pin selection table) and to select the register address (0x0 for STATUS register and 0x1 for DATA register).

### <span id="page-16-0"></span>**7.3 DATA register**

The DATA register can be addressed both in Write and Read mode. In Read mode it returns the last writing byte status received in the previous write transmission.

*[Table 6](#page-17-1)* provides the DATA register values with relevant function description of each bit.

a. The reading procedure can start from any register address (STATUS or DATA) by simply setting the X values in the register address byte (after the first chip address in *[Figure 11](#page-16-1)*). It can be also stopped from the master by sending a stop condition after any acknowledge bit.



<span id="page-17-1"></span>

<b>BIT</b>	<b>Name</b>	Value	<b>Description</b>
Bit 0 (LSB)	<b>VSEL0</b>	0/1	Output voltage selection bits.
Bit 1	VSEL1	0/1	(Refer to Table $7$ )
Bit 2	VSEL2	0/1	
Bit 3	<b>COMP</b>	1	DC-DC converter compensation: set to "1" for using very low E.S.R. capacitors or ceramic caps $(V_{\text{LP}}$ pin).
		$\Omega$	DC-DC converter compensation: set to "0" for using standard E.S.R. capacitors $(V_{\text{UP}}$ pin).
Bit 4	N/A	$\Omega$	Reserved. Keep to "0"
Bit 5	N/A	0	Reserved. Keep to "0"
Bit 6	N/A	$\Omega$	Reserved. Keep to "0"
Bit 7 (MSB)	N/A	$\Omega$	Reserved. Keep to "0"

**Table 6. DATA (READ/WRITE register. Register address = 0X1)**

N/A = Reserved bit.

All bits reset to "0" at power-on.



<span id="page-17-0"></span>



## <span id="page-18-0"></span>**7.4 STATUS register**

The STATUS register can be addressed only in Read mode and provides the diagnostic functions described in *[Table 8](#page-18-1)*.

<span id="page-18-1"></span>



N/A = Reserved bit.

All bits reset to "0" at power-on.



## <span id="page-19-0"></span>**8 Electrical characteristics**

Refer to the *[Section 5: Typical application circuits](#page-11-0)*, T<sub>J</sub> from 0 to 85 °C, DATA register bits set to "0" except VSEL0 = 1, RSEL = 16.2 kΩ, DSQIN = LOW, V<sub>IN</sub> = 12 V, I<sub>OUT</sub> = 50 mA, unless otherwise stated. Typical values are referred to T<sub>J</sub> = 25 °C. V<sub>OUT</sub> = V<sub>OUT</sub> pin voltage. See software description section for I²C access to the system register (*[Section 6](#page-13-0)* and *[Section 7](#page-15-0)*).

<span id="page-19-1"></span>





Symbol	<b>Parameter</b>	<b>Test conditions</b>	Min.	Typ.	Max.	<b>Unit</b>	
$Eff_{DC/DC}$	DC-DC converter efficiency	$I_{\text{OUT}} = 500 \text{ mA}$		93		$\%$	
$F_{SW}$	DC-DC converter switching frequency			440		kHz	
<b>UVLO</b>	Undervoltage lockout	UVLO threshold rising		4.8		$\vee$	
	thresholds	UVLO threshold falling		4.7			
$V_{LP}$	Low power diagnostic (LPD)	V <sub>LP</sub> threshold rising		7.2		$\vee$	
	thresholds	V <sub>LP</sub> threshold falling		6.7			
$V_{IL}$	DSQIN, pin logic LOW				0.8	$\vee$	
$V_{\text{IH}}$	DSQIN, pin logic HIGH		2			V	
ŀщ	DSQIN, pin input current	$V_{\text{IH}} = 5 V$		15		μA	
$I_{\text{OBK}}$	Output backward current	All VSELx=0 V, V <sub>OBK</sub> =30 V		-3	$-6$	mA	
<b>ISINK</b>	Output low-side sink current	V <sub>OUT</sub> forced at V <sub>OUT nom</sub> + 0.1 V		50		mA	
ISINK_TIME- <b>OUT</b>	Low-side sink current timeout	$V_{\text{OUT}}$ forced at $V_{\text{OUT\_nom}} + 0.1$ V PDO I <sup>2</sup> C bit is set to "1" after this time has elapsed		10		ms	
$I_{\text{REV}}$	Max. reverse current	$V_{\text{OUT}}$ forced at $V_{\text{OUT nom}} + 0.1 V$ , after PDO bit is set to "1" (ISINK_TIME-OUT has elapsed)		$\overline{2}$		mA	
<b>T</b> <sub>SHDN</sub>	Thermal shutdown threshold			150		°C	
$\Delta T_{SHDN}$	Thermal shutdown hysteresis			15		°C	

**Table 9. Electrical characteristic (continued)**

1. In applications where  $(V_{CC} - V_{OUT}) > 1.3$  V, the increased power dissipation inside the integrated LDO must be taken into account in the application thermal management design.

2. Guaranteed by design.

3. Only for type LNBH29E.

4. External signal maximum voltage for which the EXTM function is guaranteed.

T<sub>J</sub> from 0 to 85 °C,  $V_1$  = 12 V.



<span id="page-20-0"></span>



T<sub>J</sub> from 0 to 85 °C,  $V_1 = 12$  V.



<span id="page-21-1"></span>

Refer to *[Section 5: Typical application circuits](#page-11-0)*, T<sub>J</sub> from 0 to 85 °C, DATA register bits set to "0", RSEL = 16 k $\Omega$ , DSQIN = LOW, V<sub>IN</sub> = 12 V, I<sub>OUT</sub> = 50 mA, unless otherwise stated. Typical values are referred to T<sub>J</sub> = 25 °C. V<sub>OUT</sub> = V<sub>OUT</sub> pin voltage. See software description section for I²C access to the STATUS register.



<span id="page-21-0"></span>

*Note: If the output voltage is lower than the min. value the VMON I²C bit is set to 1.*

If VMON = 0 then  $V_{\text{OUT}} > 80\%$  of  $V_{\text{OUT}}$  typical.

If VMON = 1 then  $V_{\text{OUT}}$  < 95% of  $V_{\text{OUT}}$  typical.



## <span id="page-22-0"></span>**9 Package mechanical data**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *[www.st.com](http://www.st.com)*. ECOPACK is an ST trademark.

Dim.	mm				
	Min.	Typ.	Max.		
A	0.80	0.90	1.00		
A <sub>1</sub>	0.00	0.02	0.05		
A <sub>3</sub>		0.20			
b	0.25	0.30	0.35		
D	3.90	4.00	4.10		
D <sub>2</sub>	2.50		2.80		
E	3.90	4.00	4.10		
E2	2.50		2.80		
e		0.65			
L	0.30	0.40	0.50		

**Table 13. QFN16 (4 x 4 mm.) mechanical data**





**Figure 12. QFN16 (4 x 4 mm) drawing**



Dim.	mm.						
	Min.	Typ.	Max.				
A	0.80	0.90	1.00				
A <sub>1</sub>	0.00		0.05				
A <sub>3</sub>		0.20					
b	0.18		0.30				
D	2.90	3.00	3.10				
D <sub>2</sub>	1.50		1.80				
E	2.90	3.00	3.10				
E2	1.50		1.80				
e		0.50					
L	0.30		0.50				

**Table 14. QFN16 (3 x 3 mm) mechanical data**



**Syl** 



**Figure 13. QFN16 (3 x 3 mm) drawing**

















**Figure 14. QFN16 (4 x 4) footprint recommended data (mm)**

**Figure 15. QFN16 (3 x 3) footprint recommended data (mm)**



# <span id="page-29-0"></span>**10 Revision history**



#### **Table 15. Document revision history**

