# LNK500 LinkSwitch Family



Energy Efficient, CV or CV/CC Switcher for Very Low Cost Chargers and Adapters

# **Product Highlights**

#### **Cost Effective Linear/RCC Replacement**

- Lowest cost and component count, constant voltage (CV) or constant voltage/constant current (CV/CC) solution
- Extremely simple circuit configuration
- Up to 75% lighter power supply reduces shipping cost
- Primary based CV/CC solution eliminates 10 to 20 secondary components for low system cost
- Combined primary clamp, feedback, IC supply, and loop compensation functions – minimizes external components
- Fully integrated auto-restart for short circuit and open loop fault protection – saves external component costs
- 42 kHz operation simplifies EMI filter design

### **Much Higher Performance Over Linear/RCC**

- Universal input range allows worldwide operation
- Up to 70% reduction in power dissipation reduces enclosure size significantly
- CV/CC output characteristic without secondary feedback
- System level thermal and current limit protection
- Meets all single point failure requirements with only one additional clamp capacitor
- Controlled current in CC region provides inherent soft-start
- Optional opto feedback improves output voltage accuracy

# **EcoSmart™ - Extremely Energy Efficient**

- Consumes <300 mW at 265 VAC input with no load
- Meets California Energy Commission (CEC), Energy Star, and EU requirements
- No current sense resistors maximizes efficiency

### **Applications**

- Linear transformer replacement in all ≤3 W applications
- Chargers for cell phones, cordless phones, PDAs, digital cameras, MP3/portable audio devices, shavers, etc.
- Home appliances, white goods and consumer electronics
- Constant output current LED lighting applications
- TV standby and other auxiliary supplies

# **Description**

LinkSwitch™ is specifically designed to replace low power linear transformer/RCC chargers and adapters at equal or lower system cost with much higher performance and energy efficiency. LNK500 is a lower cost version of the LNK501 with a wider tolerance output CC characteristic. LinkSwitch introduces a revolutionary patented topology for the design of low power switching power supplies that rivals the simplicity and low cost of linear adapters, and enables a much smaller, lighter, and attractive package when compared with the traditional "brick." With efficiency of up to 75% and <300 mW no-load




Figure 1. Typical Application – Not a Simplified Circuit (a) and Output Characteristic Tolerance Envelopes (b).

Output Power Table <sup>1</sup>							
Product⁴	230 VA	C ±15%	85-26	5 VAC	No-Load Input		
	Min <sup>2</sup>	Typ <sup>2</sup>	Min <sup>2</sup>	Typ <sup>2</sup>	Power		
LNK500 P or G	3.2 W	4 W	2.4 W	3 W	<300 mW		
	4.3 W	5.5 W	2.9 W	3.5 W	<500 mW <sup>3</sup>		

Table 1. Notes: 1. Output power for designs in an enclosed adapter measured at 50 °C ambient. 2. See Figure 1 (b) for Min (CV only designs) and Typ (CV/CC charger designs) power points identified on output characteristic. 3. Uses higher reflected voltage transformer designs for increased power capability – see Key Application Considerations section. 4. For lead-free package options, see Part Ordering Information.

consumption, a LinkSwitch solution can save the end user enough energy over a linear design to completely pay for the full power supply cost in less than one year. LinkSwitch integrates a 700 V power MOSFET, PWM control, high voltage start-up, current limit, and thermal shutdown circuitry, onto a monolithic IC.




Figure 2. Block Diagram.

# **Pin Functional Description**

### DRAIN (D) Pin:

Power MOSFET drain connection. Provides internal operating current for start-up. Internal current limit sense point for drain current.

# CONTROL (C) Pin:

Error amplifier and feedback current input pin for duty cycle and current limit control. Internal shunt regulator connection to provide internal bias current during normal operation. It is also used as the connection point for the supply bypass and autorestart/compensation capacitor.

# SOURCE (S) Pin:

Output MOSFET source connection for high voltage power return. Primary side control circuit common and reference point.




Figure 3. Pin Configuration.

# **LinkSwitch Functional Description**

The duty cycle, current limit and operating frequency relationships with CONTROL pin current are shown in Figure 4. Figure 5 shows a typical power supply outline schematic which is used below to describe the LinkSwitch operation.

#### Power Up

During power up, as  $V_{\rm IN}$  is first applied (Figure 5), the CONTROL pin capacitor C1 is charged through a switched high voltage current source connected internally between the DRAIN and CONTROL pins (see Figure 2). When the CONTROL pin voltage reaches approximately 5.6 V relative to the SOURCE pin, the high voltage current source is turned off, the internal control circuitry is activated and the high voltage internal MOSFET starts to switch. At this point, the charge stored on C1 is used to supply the internal consumption of the chip.

### Constant Current (CC) Operation

As the output voltage, and therefore the reflected voltage across the primary transformer winding ramp up, the feedback CONTROL current  $\rm I_{\rm C}$  increases. As shown in Figure 4, the internal current limit increases with  $\rm I_{\rm C}$  and reaches  $\rm I_{\rm LIM}$  when  $\rm I_{\rm C}$  is equal to  $\rm I_{\rm DCT}$ . The internal current limit vs.  $\rm I_{\rm C}$  characteristic is designed to provide an approximately constant power supply output current as the power supply output voltage rises.

### Constant Voltage (CV) Operation

When  $\rm I_{\rm C}$  exceeds  $\rm I_{\rm DCS}$ , typically 2 mA (Figure 4), the maximum duty cycle is reduced. At a value of  $\rm I_{\rm C}$  that depends on power supply input voltage, the duty cycle control limits LinkSwitch peak current below the internal current limit value. At this point the power supply transitions from CC to CV operation. With minimum input voltage in a typical universal input design, this transition occurs at approximately 30% duty cycle. Resistor R1 (Figure 5) is therefore initially selected to conduct a value of  $\rm I_{\rm C}$  approximately equal to  $\rm I_{\rm DCT}$  when  $\rm V_{\rm OUT}$  is at the desired value at the minimum power supply input voltage. The final choice of R1 is made when the rest of the circuit design is complete. When the duty cycle drops below approximately 4%, the frequency is reduced, which reduces energy consumption under light load conditions.

# **Auto-Restart Operation**

When a fault condition, such as an output short circuit or open loop, prevents flow of an external current into the CONTROL pin, the capacitor C1 discharges towards 4.7 V. At 4.7 V, auto-restart is activated, which turns the MOSFET off and puts the control circuitry in a low current fault protection mode. In auto-restart, LinkSwitch periodically restarts the power supply so that normal power supply operation can be restored when the fault is removed.




Figure 4. CONTROL Characteristics.




Figure 5. Power Supply Outline Schematic.

The characteristics described above provide an approximate CV/CC power supply output without the need for secondary-side voltage or current feedback. The output voltage regulation is influenced by how well the voltage across C2 tracks the reflected output voltage. This tracking is influenced by the value of the transformer leakage inductance which introduces an error. Resistor R2 and capacitor C2 partially filter the leakage inductance voltage spike reducing this error. This circuitry, used with standard transformer construction techniques provides much better output load regulation than a linear transformer, making this an ideal power supply solution in many low power applications. If tighter load regulation is required, an optocoupler configuration can be used while still employing the constant output current characteristics provided by LinkSwitch.

#### **Optional Secondary Feedback**

Figure 6 shows a typical power supply outline schematic using LinkSwitch with optocoupler feedback to improve output voltage regulation. On the primary side, the schematic differs from Figure 5 by the addition of R3, C3 and optocoupler U1.

R3 forms a potential divider with R1 to limit the U1 collector emitter voltage.

On the secondary side, the addition of voltage sense circuit components R4, VR1 and U1 LED provide the voltage feedback signal. In the example shown, a simple Zener (VR1) reference is used though a precision TL431 reference is typically needed to provide ±5% output voltage tolerancing and cable drop compensation, if required. Resistor R4 provides biasing for VR1. The regulated output voltage is equal to the sum of the VR1 Zener voltage plus the forward voltage drop of the U1 LED. Resistor R5 is an optional low value resistor to limit U1 LED peak current due to output ripple. Manufacturer's specifications for U1 current and VR1 slope resistance should be consulted to determine whether R5 is required.

U1 is arranged with collector connected to primary ground and emitter to the anode of D1. This connection keeps the opto in an electrically "quiet" position in the circuit. If the opto was instead placed on the cathode side of D1, it would become




Figure 6. Power Supply Outline Schematic with Optocoupler Feedback.




Figure 7. Influence of the Optocoupler on the Power Supply Output Characteristic.

a switching node, generating additional common mode EMI currents through its internal parasitic capacitance.

The feedback configuration in Figure 6 is simply a resistive divider made up of R1 and R3 with D1, R2, C1 and C2 rectifying, filtering and smoothing the primary winding voltage signal. The optocoupler therefore effectively adjusts the resistor divider ratio to control the DC voltage across R1 and therefore, the feedback current received by the LinkSwitch CONTROL pin.

When the power supply operates in the constant current (CC) region, for example when charging a battery, the output voltage is below the voltage feedback threshold defined by U1 and VR1 and the optocoupler is fully off. In this region, the circuit behaves exactly as previously described with reference to Figure 5 where the reflected voltage increases with increasing output voltage and the LinkSwitch internal current limit is adjusted to provide an approximate CC output characteristic. Note that for similar output characteristics in the CC region, the value of R1 in Figure 5 will be equal to the value of R1 + R3 in Figure 6.

When the output reaches the voltage feedback threshold set by U1 and VR1, the optocoupler turns on. Any further increase in the power supply output voltage results in the U1 transistor current increasing, which increases the percentage of the reflected voltage appearing across R1. The resulting increase in the LinkSwitch CONTROL current reduces the duty cycle according to Figure 4 and therefore, maintains the output voltage regulation.

Normally, R1 and R3 are chosen to be equal in value. However, increasing R3 (while reducing R1 to keep R1 + R3 constant) increases loop gain in the CV region, improving load regulation. The extent to which R3 can be increased is limited by opto

transistor voltage and dissipation ratings and should be fully tested before finalizing a design. The values of C2 and C3 are less important other than to make sure they are large enough to have very little influence on the impedance of the voltage division circuit set up by R1, R3 and U1 at the switching frequency. Normally, the values of C2 and C3 in Figure 6 are chosen equal to the value of C2 in Figure 5, though the voltage rating may be reduced depending on the relative values of R1 and R2 discussed above. See Applications section for typical values of components.

Figure 7 shows the influence of optocoupler feedback on the output characteristic. The envelope defined by the dashed lines represent the worst case power supply DC output voltage and current tolerances (unit-to-unit and over the input voltage range) if an optocoupler is not used. A typical example of an inherent (without optocoupler) output characteristic is shown dotted. This is the characteristic that would result if U1, R4 and VR1 were removed. The optocoupler feedback results in the characteristic shown by the solid line. The load variation arrow in Figure 7 represents the locus of the output characteristic normally seen during a battery charging cycle. The two characteristics are identical as the output voltage rises but then separate as shown when the voltage feedback threshold is reached. This is the characteristic seen if the voltage feedback threshold is above the output voltage at the inherent CC to CV transition point also indicated in Figure 7.

Figure 8 shows a case where the voltage feedback threshold is set below the voltage at the inherent CC to CV transition point. In this case, as the output voltage rises, the secondary feedback circuit takes control before the inherent CC to CV transition occurs. In an actual battery charging application, this simply limits the output voltage to a lower value.




Figure 8. Output Characteristic with Optocoupler Regulation (Reduced Voltage Feedback Threshold).

# **LNK500**

However, in laboratory bench tests, it is often more convenient to test the power supply output characteristic starting from a low output current and gradually increasing the load. In this case, the optocoupler feedback regulates the output voltage until the peak output power curve is reached as shown in Figure 8. Under these conditions, the output current will continue to rise until the peak power point is reached and the optocoupler turns off. Once the optocoupler is off, the CONTROL pin feedback current is determined only by R1 and R3 and the output current therefore folds back to the inherent CC characteristic as shown. Since this type of load transition does not normally occur in a battery charger, the output current never overshoots the inherent constant current value in the actual application.

In some applications it may be necessary to avoid any output current overshoot, independent of the direction of load variation. To achieve this goal, the minimum voltage feedback threshold should be set at  $V_{\text{O(MAX)}}.$  This will ensure that the voltage at the CC to CV transition point of the inherent characteristic will always occur below the voltage feedback threshold. However, the output voltage tolerance is then increased, since the inherent CV characteristic tolerance below  $V_{\text{O(MAX)}}$  is added to the tolerance of the optocoupler feedback circuit.

# **Applications Example**

The circuit shown in Figure 9 shows a typical implementation of an approximate constant voltage / constant current (CV/CC) charger using LinkSwitch. This design delivers 2.75 W with a nominal peak power point voltage of 5.5 V and a current of 500 mA. Efficiency is greater than 70% over an input range of 85 VAC to 265 VAC.

The bridge rectifier, BR1, rectifies the AC input. Resistor, RF1 is a fusible type providing protection from primary-side short circuits. The rectified AC is smoothed by C1 and C2 with inductor L1 forming a pi-filter in conjunction with C1 and C2 to filter conducted EMI. The switching frequency of 42 kHz allows such a simple EMI filter to be used without the need for a Y capacitor while still meeting international EMI standards.

When power is applied, high voltage DC appears at the DRAIN pin of LinkSwitch (U1). The CONTROL pin capacitor C3 is then charged through a switched high voltage current source connected internally between the DRAIN and CONTROL pins. When the CONTROL pin reaches approximately 5.6 V relative to the SOURCE pin, the internal current source is turned off. The internal control circuitry is activated and the high voltage MOSFET starts to switch, using the energy in C3 to power the IC.

When the MOSFET is on, the high voltage DC bus is connected to one end of the transformer primary, the other end being connected to primary return. As the current ramps in the primary of flyback transformer T1, energy is stored. This energy is delivered to the output when the MOSFET turns off each switching cycle.

The secondary of the transformer is rectified and filtered by D6 and C5 to provide the DC output to the load.

LinkSwitch dramatically simplifies the secondary side by controlling both the constant voltage and constant current regions entirely from the primary side. This is achieved by monitoring the primary-side  $V_{\rm OR}$  (voltage output reflected).

Diode D5 and capacitor C4 form the primary clamp network. This both limits the peak drain voltage due to leakage inductance and provides a voltage across C4, which is equal to the  $V_{\rm OR}$  plus an error due to the parasitic leakage inductance. Resistor R2 filters the leakage inductance spike and reduces the error in the value of the  $V_{\rm OR}$ . Resistor R1 converts this voltage into a current that is fed into the CONTROL pin to regulate the output.

During CV operation the output is regulated through control of the duty cycle. As the current into the CONTROL pin exceeds approximately 2 mA, the duty cycle begins to reduce, reaching 30% at a CONTROL pin current of 2.3 mA.

Under light or no-load conditions, when the duty cycle reaches approximately 4%, the switching frequency is reduced to lower energy consumption.

If the output load is increased beyond the peak power point (defined by  $0.5 \cdot L_p \cdot l_{LIM}^2 \cdot f$ ), the output voltage and  $V_{OR}$  falls. The reduced CONTROL pin current will lower the internal LinkSwitch current limit (current limit control) providing an approximately constant current output characteristic. If the load is increased and the CONTROL pin current falls below approximately 1 mA, the CONTROL pin capacitor C3 will discharge and the supply enters auto-restart.

Current limit control removes the need for any secondary side current sensing components (sense resistor, transistor, opto coupler and associated components). Removing the secondary sense circuit dramatically improves efficiency, giving the associated benefit of reduced enclosure size.

# **Key Application Considerations**

# **Design Output Power**

Table 1 (front page) provides guidance for the maximum continuous output power from a given device under the conditions specified.

The output of chargers (CV/CC) are normally specified at the typical output peak power point. Conversely, non-charger applications (CV only, which applies to many converters such as adapters, standby/auxiliary supplies and other embedded AC-DC converters) where CC operation is not required, are normally specified at the minimum output power they will supply under worst-case conditions.




Figure 9. 2.75 W Constant Voltage/Constant Current (CV/CC) Charger using LinkSwitch.




Figure 10. Measured Output Characteristic of the Circuit in Figure 9.

# **LNK500**

To aid the designer, the power table reflects these differences. For CV/CC designs the typical power column and for CV designs the minimum power column should be used, respectively. Additionally, figures are based on the following conditions:

- 1. The minimum DC input bus voltage is 90 V or higher. This corresponds to a filter capacitor of 3  $\mu$ F/W for universal input and 1  $\mu$ F/W for 230 VAC or 115 VAC input with doubler input stage.
- 2. Design is a discontinuous mode flyback converter. Continuous mode designs can result in loop instability and are therefore not recommended. For typical output power figures, nominal values for primary inductance and I²f are assumed. For minimum output power figures, primary inductance minus 10% and the minimum I²f value are assumed. For no-load consumption <300 mW, a V<sub>OR</sub> in the range 40 V to 60 V is assumed. For no-load consumption <500 mW and higher output power capability, a V<sub>OR</sub> in the range 60 V to 100 V is assumed.
- 3. A secondary output of 5 V with a Schottky rectifier diode.
- 4. Assumed efficiency of 70%.
- The part is board mounted with SOURCE pins soldered to sufficient area of copper to keep the die temperature at or below 100 °C.
- 6. An output cable with a total resistance of 0.2  $\Omega$ .

In addition to the thermal environment (sealed enclosure, ventilated, open frame, etc), the maximum power capability of LinkSwitch in a given application depends on transformer core size, efficiency, primary inductance tolerance, minimum specified input voltage, input storage capacitance, output voltage, output diode forward drop, etc., and can be different from the values shown in Table 1.

#### **Transformer Design**

To provide an approximately CV/CC output, the transformer should be designed to be discontinuous; all the energy stored in the transformer is transferred to the secondary during the MOSFET off time. Energy transfer in discontinuous mode is independent of line voltage.

The peak power point prior to entering constant current operation is defined by the maximum power transferred by the transformer. The power transferred is given by the expression  $P=0.5\cdot L_p\cdot l^2\cdot f,$  where  $L_p$  is the primary inductance,  $l^2$  is the primary peak current squared and f is the switching frequency.

To simplify analysis, the data sheet parameter table specifies an  $l^2 f$  coefficient. This is the product of current limit squared and switching frequency normalized to the feedback parameter  $l_{\rm DCT}$ . This provides a single term that specifies the variation of the peak power point in the power supply due to LinkSwitch.

As primary inductance tolerance is part of the expression that determines the peak output power point (start of the CC characteristic) this parameter should be well controlled. For

an estimated overall constant current tolerance of  $\pm 25\%$  the primary inductance tolerance should be  $\pm 10\%$  or better. This is achievable using standard low cost, center leg gapping techniques where the gap size is typically 0.08 mm or larger. Smaller gap sizes are possible but require non-standard, tighter ferrite A, tolerances.

Other gapping techniques such as film gapping allow tighter tolerances (±7% or better) with associated improvements in the tolerance of the peak power point. Please consult your transformer vendor for guidance.

Core gaps should be uniform. Uneven core gapping, especially with small gap sizes, may cause variation in the primary inductance with flux density (partial saturation) and make the constant current region non-linear. To verify uniform gapping it is recommended that the primary current wave-shape be examined while feeding the supply from a DC source. The gradient is defined as di/dt = V/L and should remain constant throughout the MOSFET on time. Any change in gradient of the current ramp is an indication of uneven gapping.

Measurements made using an LCR bridge should not be solely relied upon; typically these instruments only measure at currents of a few milliamps. This is insufficient to generate high enough flux densities in the core to show uneven gapping.

For a typical EE13 core using center leg gapping, a 0.08 mm gap ( $A_{LG}$  of 190 nH/t²) allows a primary inductance tolerance of  $\pm 10\%$  to be maintained in standard high volume production. This allows the EE13 to be used in designs up to 2.75 W with less than 300 mW no-load consumption. If film gapping is used then this increases to 3 W. Moving to a larger core, EE16 for example, allows a 3 W output with center leg gapping.

The transformer turns ratio should be selected to give a V $_{\rm OR}$  (output voltage reflected through secondary to primary turns ratio) of 40 V to 60 V. In designs not required to meet 300 mW no-load consumption targets, the transformer can be designed with higher V $_{\rm OR}$  as long as discontinuous mode operation is maintained. This increases the output power capability. For example, a 230 VAC input design using an EE19 transformer core with V $_{\rm OR}$  >70 V, is capable of delivering up to 5.5 W typical output power. Note: the linearity of the CC region of the power supply output characteristic is influenced by V $_{\rm OR}$ . If this is an important aspect of the application, the output characteristic should be checked before finalizing the design.

#### **Output Characteristic Variation**

Both the device tolerance and external circuit govern the overall tolerance of the LinkSwitch output characteristic. Estimated peak power point tolerances for a 3 W design are ±10% for voltage and ±25% for current limit for overall variation in high volume manufacturing. This includes device and transformer tolerances and line variation. Lower power designs may have poorer constant current linearity.

As the output load reduces from the peak power point, the output voltage will tend to rise due to tracking errors compared to the load terminals. Sources of these errors include the output cable drop, output diode forward voltage and leakage inductance, which is the dominant cause. As the load reduces, the primary operating peak current reduces, together with the leakage inductance energy, which reduces the peak charging of the clamp capacitor. With a primary leakage inductance of 50  $\mu\text{H}$ , the output voltage typically rises 30% over a 100% to 5% load change.

At very light or no-load, typically less than 2 mA of output current, the output voltage rises due to leakage inductance peak charging of the secondary. This voltage rise can be reduced with a small preload with little change to no-load power consumption.

The output voltage load variation can be improved across the whole load range by adding an optocoupler and secondary reference (Figure 6). The secondary reference is designed to only provide feedback above the normal peak power point voltage to maintain the correct constant current characteristic.

# **Component Selection**

The schematic shown in Figure 5 outlines the key components needed for a LinkSwitch supply.

#### Clamp diode - D1

Diode D1 should be either a fast ( $t_{rr}$  <250 ns) or ultra-fast type ( $t_{rr}$  <50 ns), with a voltage rating of 600 V or higher. Fast recovery types are preferred, being typically lower cost. Slow diodes are not recommended; they can allow excessive DRAIN ringing and the LinkSwitch to be reverse biased.

# Clamp Capacitor - C2

Capacitor C2 should be a 0.1  $\mu$ F, 100 V capacitor. Low cost metallized plastic film types are recommended. The tolerance of this part has a very minor effect on the output characteristic so any of the standard  $\pm 5\%$ ,  $\pm 10\%$  or  $\pm 20\%$  tolerances are acceptable. Ceramic capacitors are not recommended. The common dielectrics used such as Y5U or Z5U are not stable with voltage or temperature and may cause output instability. Ceramic capacitors with high stability dielectrics may be used but are expensive compared to metallized film types.

#### **CONTROL Pin Capacitor - C1**

Capacitor C1 is used during start-up to power LinkSwitch and sets the auto-restart frequency. For designs that have a battery load, this component should have a value of 0.22  $\mu F$  and for resistive loads, a value of 1  $\mu F$ . This ensures there is sufficient time during start-up for the output voltage to reach regulation. Any capacitor type is acceptable with a voltage rating of 10 V or above.

#### Feedback Resistor - R1

The value of R1 is selected to give a feedback current into the CONTROL pin of approximately 2.3 mA at the peak output power point of the supply. The actual value depends on the  $V_{\rm OR}$  selected during design. Any 0.25 W resistor is suitable.

#### Output Diode - D2

Either PN fast, PN ultra-fast or Schottky diodes can be used, depending on the efficiency target for the supply, Schottky diodes giving higher efficiency then PN diodes. The diode voltage rating should be sufficient to withstand the output voltage plus the input voltage transformed through the turns ratio (a typical  $V_{\rm OR}$  of 50 V requires a diode PIV of 50 V). Slow recovery diodes are not recommended (1N400X types).

#### Output Capacitor - C4

Capacitor C4 should be selected such that its voltage and ripple current specifications are not exceeded.

### LinkSwitch Layout considerations

#### **Primary-Side Connections**

Since the SOURCE pins in a LinkSwitch supply are switching nodes, the copper area connected to SOURCE together with C1, C2 and R1 (Figure 5) should be minimized, within the thermal contraints of the design, to reduce EMI coupling.

The CONTROL pin capacitor C1 should be located as close as possible to the SOURCE and CONTROL pins.

To minimize EMI coupling from the switching nodes on the primary to both the secondary and AC input, the LinkSwitch should be positioned away from the secondary of the transformer and AC input.

Routing the primary return trace from the transformer primary around LinkSwitch and associated components further reduces coupling.

#### Y Capacitor

If a Y capacitor is required, it should be connected close to the transformer secondary output return pin(s) and the primary bulk capacitor negative return. Such placement will maximize the EMI benefit of the Y capacitor and avoid problems in commonmode surge testing.

# **Quick Design Checklist**

As with any power supply design, all LinkSwitch designs should be verified on the bench to make sure that component specifications are not exceeded under worst case conditions. Note: In a LinkSwitch circuit, the SOURCE is a switching node. This should be taken into consideration during testing. Oscilloscope measurements should be made with probe grounded to DC voltages such as primary return or DC rail but not to SOURCE. Power supply input voltage should always be supplied using an isolation transformer. The following minimum set of tests is strongly recommended:

- Maximum drain voltage Verify that V<sub>DS</sub> does not exceed 675 V at highest input voltage and peak output power.
- 2. Maximum drain current At maximum ambient temperature, maximum input voltage and peak output power, verify drain current waveforms at start-up for any signs of transformer saturation and excessive leading edge current spikes. LinkSwitch has a minimum leading edge blanking time of 200 ns to prevent premature termination of the on-cycle. Verify that the leading edge current spike event is below current limit at the end of the 200 ns blanking period.

- 3. Thermal check At peak output power, minimum input voltage and maximum ambient temperature, verify that the temperature specifications are not exceeded for LinkSwitch, transformer, output diode and output capacitors. Enough thermal margin should be allowed for part-to-part variation of the R<sub>DS(ON)</sub> of LinkSwitch as specified in the data sheet. Under low line, peak power, a maximum LinkSwitch SOURCE pin temperature of 100 °C is recommended to allow for these variations.
- 4. Centered output characteristic Using a transformer with nominal primary inductance and at an input voltage midway between low and high line, verify that the peak power point occurs at the desired nominal output current, with the correct output voltage. If this does not occur then the design should be refined to ensure the overall tolerance limits are met.

# **Design Tools**

Up-to-date information on design tools can be found at the Power Integrations website: www.power.com.




Figure 11. Recommended Circuit Board Layout for LinkSwitch using P Package.

# **ABSOLUTE MAXIMUM RATINGS**(1,4)

Notes:

- 1. All voltages referenced to SOURCE,  $T_{\Delta} = 25$  °C.
- 2. Normally limited by internal circuitry.
- 3. 1/16 in. from case for 5 seconds.
- Maximum ratings specified may be applied, one at a time, without causing permanent damage to the product. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect product reliability.

# THERMAL IMPEDANCE

Thermal Impedance: P or G Package:

 Notes:

- 1. Measured on pin 2 (SOURCE) close to plastic interface.
- 2. Soldered to 0.36 sq. in. (232 mm²), 2 oz. (610 g/m²) copper clad.
- 3. Soldered to 1 sq. in. (645 mm<sup>2</sup>), 2 oz. (610 g/m<sup>2</sup>) copper clad.

Parameter	Symbol	Conditions  SOURCE = 0 V; T <sub>J</sub> = -40 to 125 °C  See Figure 12  (Unless Otherwise Specified)	Min	Тур	Max	Units			
CONTROL FUNCTIONS									
Switching Frequency	f <sub>osc</sub>	I <sub>C</sub> = I <sub>DCT</sub> , T <sub>J</sub> = 25 °C	34.5	42	49.5	kHz			
Low Switching Frequency	f <sub>OSC(LOW)</sub>	Duty Cycle = $DC_{LF}$ $T_J = 25  ^{\circ}C$	24	30	36	kHz			
Duty Cycle at Low Switching Frequency	DC <sub>LF</sub>	Frequency Switching from $f_{\rm OSC}$ to $f_{\rm OSC(LOW)}$ , $T_{\rm J} = 25~{\rm ^{\circ}C}$	2.4	3.8	5.2	%			
Low Frequency Duty Cycle Range	DC <sub>(RANGE)</sub>	Frequency = $f_{OSC(LOW)}$ , $T_J = 25$ °C	1.8	3.15	4.5	%			
Maximum Duty Cycle	DC <sub>MAX</sub>	I <sub>C</sub> = 1.5 mA	74	77	80	%			
PWM Gain	DC <sub>REG</sub>	I <sub>C</sub> = I <sub>DCT</sub> , T <sub>J</sub> = 25 °C	-0.45	-0.35	-0.25	%/μΑ			
CONTROL Pin Current at 30% Duty Cycle	I <sub>DCT</sub>	T <sub>J</sub> = 25 °C See Figure 4	2.21	2.30	2.39	mA			
CONTROL Pin Voltage	V <sub>C(IDCT)</sub>	$I_{\rm C} = I_{\rm DCT}$	5.5	5.75	6	V			
Dynamic Impedance	Z <sub>c</sub>	I <sub>C</sub> = I <sub>DCT</sub> , T <sub>J</sub> = 25 °C	60	90	120	Ω			

Parameter	Symbol	Conditions  SOURCE = 0 V; T <sub>J</sub> = -40 to 125 °C  See Figure 12  (Unless Otherwise Specified)		Min	Тур	Max	Units	
SHUTDOWN/AUTO-RESTART								
CONTROL Pin		T <sub>1</sub> = 25 °C	$V_C = 0 V$	-4.5	-3.25	-2	mA	
Charging Current	I <sub>C(CH)</sub>	1 <sub>J</sub> = 25 0	$V_{c} = 5.15 \text{ V}$	-2.3	-1.3	-0.3	IIIA	
Control/Supply/	I <sub>CD1</sub>	T <sub>J</sub> = 25 °C	Output MOSFET Enabled	0.95	1.06	1.14	mA	
Discharge Current	I <sub>CD2</sub>	T <sub>J</sub> = 25 °C	Output MOSFET Disabled	0.7	0.9	1.1	IIIA	
Auto-Restart Threshold Voltage	V <sub>C(AR)</sub>				5.6		V	
Auto-Restart Hysteresis Voltage	V <sub>C(AR)hyst</sub>				0.9		V	
Auto-Restart Duty Cycle	DC <sub>(AR)</sub>		nort Circuit Applied at lower Supply Output		8		%	
Auto-Restart Frequency	f <sub>(AR)</sub>	C1 =	S2 Open 0.22 μF (See Figure 12)		300		Hz	
CIRCUIT PROTEC	TION							
Self-Protection Current Limit	I <sub>LIM</sub>	$T_J = 25  ^{\circ}\mathrm{C}$ di/dt = 90 mA/ $\mu$ s See Note C		228	254	280	mA	
I <sup>2</sup> f Coefficient	l <sup>2</sup> f		$T_J = 25 ^{\circ}\text{C}$ di/dt = 90 mA/ $\mu$ s See Notes C, D	2412	2710	3008	A <sup>2</sup> Hz	
Current Limit at Auto-Restart	I <sub>LIM(AR)</sub>	I <sub>C</sub> = I <sub>CD1</sub> , T <sub>J</sub> = 25 °C			158		mA	
Power Up Reset Threshold Voltage	V <sub>C(RESET)</sub>			1.5	2.75	4.0	V	
Leading Edge Blanking Time	t <sub>LEB</sub>	I <sub>C</sub> = I <sub>DCT</sub> , T <sub>J</sub> = 25 °C		200	300		ns	
Current Limit Delay	t <sub>IL(D)</sub>	T <sub>J</sub> = 25 °C			100		ns	
Thermal Shutdown Temperature		$I_{c} = I_{DCT}$		125	135		°C	
Thermal Shutdown Hysteresis					70		°C	

Parameter	Symbol	Cond SOURCE = 0 V; 1 See Fig (Unless Other	Min	Тур	Max	Units			
OUTPUT									
ON-State Resistance	Б	$R_{DS(ON)}$ $I_D = 25 \text{ mA}$	T <sub>J</sub> = 25 °C		28	32	Ω		
	R <sub>DS(ON)</sub>		T <sub>J</sub> = 100 °C		42	48			
OFF-State Drain Leakage Current	I <sub>DSS</sub>	V <sub>C</sub> = 6.2 V V <sub>D</sub> = 560 V, T <sub>A</sub> = 125 °C				50	μА		
Breakdown Voltage	BV <sub>DSS</sub>	See Note B $V_{\rm C}$ = 6.2 V, $T_{\rm A}$ = 25 °C		700			V		
DRAIN Supply Voltage		See Note E		36	50		V		

#### NOTES:

- A. For specifications with negative values, a negative temperature coefficient corresponds to an increase in magnitude with increasing temperature, and a positive temperature coefficient corresponds to a decrease in magnitude with increasing temperature.
- B. Breakdown voltage may be checked against minimum  $BV_{DSS}$  specification by ramping the DRAIN pin voltage up to but not exceeding minimum  $BV_{DSS}$ .
- C.  $I_{c}$  is increased gradually to obtain maximum current limit at di/dt of 90 mA/ $\mu$ s. Increasing  $I_{c}$  further would terminate the cycle through duty cycle control.
- D. This parameter is normalized to I<sub>DCT</sub> to correlate to power supply output current (it is multiplied by I<sub>DCT</sub>(nominal)/I<sub>DCT</sub>).
- E. It is possible to start up and operate LinkSwitch at DRAIN voltages well below 36 V. However, the CONTROL pin charging current is reduced, which affects start-up time, auto-restart frequency, and auto-restart duty cycle. Refer to the characteristic graph on CONTROL pin charge current (I<sub>c</sub>) vs. DRAIN voltage (Figure 13) for low voltage operation characteristics.




Figure 12. LinkSwitch General Test Circuit.




Figure 13.  $I_{\rm C}$  vs. DRAIN Voltage.




Figure 15. CONTROL Pin I-V Characteristic.




Figure 14. Duty Cycle Measurement.




Figure 16. Duty Cycle vs. CONTROL Pin Current.

# **Typical Performance Characteristics**




Figure 17. Breakdown Voltage vs. Temperature.




Figure 19. Current Limit vs. Temperature.




Figure 21.  $I_{DCT}$  vs. Temperature.




Figure 18. Switching Frequency vs. Temperature.




Figure 20. 12f Coefficient vs. Temperature.




Figure 22. PWM Gain vs. Temperature.

# **Typical Performance Characteristics (cont.)**






Figure 23. Output Characteristics (DRAIN Current vs. DRAIN Voltage).




- 1. Package dimensions conform to JEDEC specification MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP) package with .300 inch row spacing.
- 2. Controlling dimensions are inches. Millimeter sizes are shown in parentheses.
- 3. Dimensions shown do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed .006 (.15) on any side.
- 4. Pin locations start with Pin 1, and continue counter-clockwise to Pin 8 when viewed from the top. The notch and/or dimple are aids in locating Pin 1. Pin 6 is omitted.
- 5. Minimum metal to metal spacing at the package body for the omitted lead location is .137 inch (3.48 mm).
- 6. Lead width measured at package body.
- 7. Lead spacing measured with the leads constrained to be perpendicular to plane T.




**P08B** 

PI-2551-081716



#### **Part Ordering Information**



Notes

