TECHNOLOGY

LT1124/LT1125

GY Dual/Quad Low Noise, High Speed Precision Op Amps

FEATURES

- 100% Tested Low Voltage Noise: 2.7nV/√Hz Typ 4.2nV/√Hz Max
- Slew Rate: 4.5V/µs Typ
- Gain-Bandwidth Product: 12.5MHz Typ
- Offset Voltage, Prime Grade: 70µV Max Low Grade: 100µV Max
- High Voltage Gain: 5 Million Min
- Supply Current Per Amplifier: 2.75mA Max
- Common Mode Rejection: 112dB Min
- Power Supply Rejection: 116dB Min
- Available in 8-Pin SO Package

APPLICATIONS

- Two and Three Op Amp Instrumentation Amplifiers
- Low Noise Signal Processing
- Active Filters
- Microvolt Accuracy Threshold Detection
- Strain Gauge Amplifiers
- Direct Coupled Audio Gain Stages
- Tape Head Preamplifiers
- Infrared Detectors

DESCRIPTION

The LT®1124 dual and LT1125 quad are high performance op amps that offer higher gain, slew rate and bandwidth than the industry standard OP-27 and competing OP-270/ OP-470 op amps. In addition, the LT1124/LT1125 have lower I_B and I_{OS} than the OP-27; lower V_{OS} and noise than the OP-270/OP-470.


In the design, processing and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters. Slew rate, gain bandwidth and 1kHz noise are 100% tested for each individual amplifier. Consequently, the specifications of even the lowest cost grades (the LT1124C and the LT1125C) have been spectacularly improved compared to equivalent grades of competing amplifiers.

Power consumption of the LT1124 is one-half of two OP-27s. Low power and high performance in an 8-pin SO package make the LT1124 a first choice for surface mounted systems and where board space is restricted.

For a decompensated version of these devices, with three times higher slew rate and bandwidth, please see the LT1126/LT1127 data sheet.


Δ7, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 4775884, 4837496.

TYPICAL APPLICATION



Instrumentation Amplifier with Shield Driver

Input Offset Voltage Distribution (All Packages, LT1124 and LT1125)



ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage	±22V
Input VoltagesEqu	al to Supply Voltage
Output Short-Circuit Duration	Indefinite
Differential Input Current (Note 6)	±25mA
Lead Temperature (Soldering, 10 sec	c)
Storage Temperature Range	65°C to 150°C

Operating Temperature Range	
LT1124AC/LT1124C	
LT1125AC/LT1125C (Note 10)40°C to 85	°C
LT1124AI/LT1124I40°C to 85	°C
LT1124AMP/LT1125MP55°C to 125	°C
LT1124AM/LT1124M	
LT1125AM/LT1125M	
OBSOLETE –55°C to 125	°C

TOP VIEW TOP VIEW TOP VIEW OUT A 1 8 V+ OUT A 1 8 V+ -INA 2 7 OUT B -IN A 2 +INA 1 8 –IN A 7 OUT B +INA 3 V- 2 7 OUT A +INA 3 6 –IN B 6 –IN B 6 V+ V⁻ 4 +IN B V⁻ 4 5 +IN B 5 +IN B 3 5 OUT B -INB 4 S8 PACKAGE **N8 PACKAGE** 8-LEAD PLASTIC SO 8-LEAD PDIP S8 PACKAGE $T_{JMAX} = 150^{\circ}C, \ \theta_{JA} = 190^{\circ}C/W$ $T_{JMAX} = 140^{\circ}C, \ \theta_{JA} = 130^{\circ}C/W$ 8-LEAD PLASTIC SO $T_{JMAX} = 140$ °C, $\theta_{JA} = 190$ °C/W NOTE: THIS PIN CONFIGURATION DIFFERS FROM THE 8-PIN PDIP CONFIGURATION. INSTEAD, IT FOLLOWS THE ROTATED J8 PACKAGE 8-LEAD CERAMIC DIP LT1013DS8 SO PACKAGE PIN LOCATIONS $T_{JMAX} = 160^{\circ}C, \ \theta_{JA} = 100^{\circ}C/W$ **OBSOLETE PINOUT OBSOLETE PACKAGE** Consider the N8 for Alternate Source TOP VIEW 14 OUT D OUT A 1 TOP VIEW –IN A 13] –IN D OUT A 1 16 OUT D 12 +IN D +IN A 3 -IN A 2 15 -IN D V+ 4 11 V-+INA 3 14 +IN D 10 +IN C +IN B 5 V^+ 13 V 4 9 –IN C –IN B 6 +INB5 12 +IN C 8 OUT C OUT B 7 11 –IN C -IN B 6 N PACKAGE OUT B 7 10 OUT C 14-LEAD PDIP NC 8 9 NC $T_{JMAX} = 140^{\circ}C, \ \theta_{JA} = 110^{\circ}C/W \ (N)$ SW PACKAGE J PACKAGE 16-LEAD PLASTIC SO WIDE 14-LEAD CERAMIC DIP $T_{JMAX} = 160^{\circ}C, \ \theta_{JA} = 80^{\circ}C/W$ $T_{JMAX} = 140^{\circ}C, \ \theta_{JA} = 130^{\circ}C/W$ **OBSOLETE PACKAGE** Consider the N for Alternate Source

PIN CONFIGURATION



ORDER INFORMATION

LT1124CS8#TRPBF	1124	8-Lead Plastic SO, Rotated Pinout	0°C to 70°C
			0 0 10 70 0
LT1124AIS8#TRPBF	1124AI	8-Lead Plastic SO, Rotated Pinout	–40°C to 85°C
LT1124IS8#TRPBF	11241	8-Lead Plastic SO, Rotated Pinout	-40°C to 85°C
LT1124AMPS8#TRPBF	124AMP	8-Lead Plastic SO, Rotated Pinout	-55°C to 125°C
LT1124CS8-1#TRPBF	11241	8-Lead Plastic SO, Standard Pinout	0°C to 70°C
LT1124AIS8-1#TRPBF	11241	8-Lead Plastic SO, Standard Pinout	-40°C to 85°C
LT1124IS8-1#TRPBF	11241	8-Lead Plastic SO, Standard Pinout	-40°C to 85°C
LT1124AMPS8-1#TRPBF	11241	8-Lead Plastic SO, Standard Pinout	-55°C to 125°C
	OBSOLETE	PINOUT	-
LT1125CSW#TRPBF	LT1125CSW	16-Lead Plastic SO Wide	0°C to 70°C
LT1125MPSW#TR	LT1125MPSW	16-Lead Plastic SO Wide	-55°C to 125°C
LT1124ACN8#TRPBF	LT1124ACN8	8-Lead PDIP	0°C to 70°C
LT1124CN8#TRPBF	LT1124CN8	8-Lead PDIP	0°C to 70°C
LT1125ACN#TRPBF	LT1125ACN	14-Lead PDIP	0°C to 70°C
LT1125CN#TRPBF	LT1125CN	14-Lead PDIP	0°C to 70°C
TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT1124CS8#TR	1124	8-Lead Plastic SO, Rotated Pinout	0°C to 70°C
LT1124AIS8#TR	1124AI	8-Lead Plastic SO, Rotated Pinout	-40°C to 85°C
LT1124IS8#TR	11241	8-Lead Plastic SO, Rotated Pinout	–40°C to 85°C
LT1125CSW#TR	LT1125CSW	16-Lead Plastic SO Wide	0°C to 70°C
LT1124ACN8#TR	LT1124ACN8	8-Lead PDIP	0°C to 70°C
LT1124CN8#TR	LT1124CN8	8-Lead PDIP	0°C to 70°C
LT1125ACN#TR	LT1125ACN	14-Lead PDIP	0°C to 70°C
LT1125CN#TR	LT1125CN	14-Lead PDIP	0°C to 70°C
LT1124CJ8#TR	LT1124CJ8	8-Lead CERAMIC DIP	0°C to 70°C
LT1124AMJ8#TR	LT1124AMJ8	8-Lead CERAMIC DIP	-55°C to 125°C
LT1124MJ8#TR	LT1124MJ8	8-Lead CERAMIC DIP	-55°C to 125°C
LT1125CJ#TR	LT1125CJ	14-Lead CERAMIC DIP	0°C to 70°C
LT1125AMJ#TR	LT1125AMJ	14-Lead CERAMIC DIP	–55°C to 125°C
	LT1125MJ	14-Lead CERAMIC DIP	–55°C to 125°C
	LT1124AMPS8#TRPBF LT1124CS8-1#TRPBF LT1124AIS8-1#TRPBF LT1124IS8-1#TRPBF LT1124AMPS8-1#TRPBF LT1125CSW#TRPBF LT1125CSW#TR LT1125MPSW#TR LT1124ACN8#TRPBF LT1124CN8#TRPBF LT1125CN#TRPBF TAPE AND REEL LT1124CS8#TR LT1124AIS8#TR LT1124AIS8#TR LT1124AIS8#TR LT1124ACN8#TR LT1125CSW#TR LT1125ACN#TR LT1125ACN#TR LT1125ACN#TR LT1125CN#TR LT1124AIS8#TR	LT1124AMPS8#TRPBF 124AMP LT1124CS8-1#TRPBF 11241 LT1124AIS8-1#TRPBF 11241 LT1124IS8-1#TRPBF 11241 LT1124IS8-1#TRPBF 11241 LT1124AMPS8-1#TRPBF 11241 LT1124AMPS8-1#TRPBF 11241 LT1124AMPS8-1#TRPBF 11241 LT1124AMPS8-1#TRPBF 11241 LT1125CSW#TRPBF LT1125CSW LT1125MPSW#TR LT1125MPSW LT1124ACN8#TRPBF LT1124ACN8 LT1125CN#TRPBF LT1125CN TAPE AND REEL PART MARKING* LT1124ACS8#TR 1124 LT1124ACS8#TR 1124 LT1124ACS8#TR 1124 LT1124ACS8#TR 1124 LT1124ACS8#TR 1124 LT1124ACS8#TR 1124 LT1124ACS8#TR LT1124ACN8 LT1124ACN8#TR LT1124ACN8 LT1124ACN8#TR LT1124ACN8 LT1125CN#TR LT1124ACN8 LT1124CN8#TR LT1124ACN8 LT1124CN8#TR LT1124ACN8 LT1124ACN8#TR LT1124ACN8 LT1124ACN8#TR LT1124ACN8 <	LT1124AMPS8#TRPBF124AMP8-Lead Plastic SO, Rotated PinoutLT1124CS8-1#TRPBF112418-Lead Plastic SO, Standard PinoutLT1124AIS8-1#TRPBF112418-Lead Plastic SO, Standard PinoutLT1124AIS8-1#TRPBF112418-Lead Plastic SO, Standard PinoutLT1124AMPS8-1#TRPBF112418-Lead Plastic SO, Standard PinoutLT1124AMPS8-1#TRPBF112418-Lead Plastic SO, Standard PinoutLT1125CSW#TRPBF112418-Lead Plastic SO, Standard PinoutLT1125CSW#TRPBFLT1125CSW16-Lead Plastic SO WideLT1125MPSW#TRLT1125MPSW16-Lead Plastic SO WideLT1124ACN8#TRPBFLT1125ACN16-Lead Plastic SO WideLT1124CN8#TRPBFLT1124CN88-Lead PDIPLT1125CN#TRPBFLT1125CN14-Lead PDIPLT1125CN#TRPBFLT1125CN14-Lead PDIPLT1124CN8#TR11248-Lead Plastic SO, Rotated PinoutLT1124CS8#TR11248-Lead Plastic SO, Rotated PinoutLT1124CS8#TR11248-Lead Plastic SO, Rotated PinoutLT1124CS8#TR11248-Lead Plastic SO, Rotated PinoutLT1124CN8#TRLT1125CSW16-Lead Plastic SO WideLT1124CN8#TRLT1124CN88-Lead PDIPLT1125CN#TRLT1124CN88-Lead PDIPLT1124CN8#TRLT1124CN88-Lead PDIPLT1124CN8#TRLT1124CN88-Lead PDIPLT1124CN8#TRLT1124CN88-Lead PDIPLT1125CN#TRLT1125CN14-Lead PDIPLT1124CN8#TRLT1124CN88-Lead CERAMIC DIPLT1124CN8#TR

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



LT1124/LT1125

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 2)		LT1124AC/AI/AM LT1125AC/AM Min Typ Max			LT1124C/I/M LT1125C/M MIN TYP MAX		
V _{OS}	Input Offset Voltage	LT1124 LT1125		20 25	70 90		25 30	100 140	μV μV
$\frac{\Delta V_{OS}}{\Delta Time}$	Long-Term Input Offset Voltage Stability			0.3			0.3		µV/Mo
I _{OS}	Input Offset Current	LT1124 LT1125		5 6	15 20		6 7	20 30	nA nA
I _B	Input Bias Current			±7	±20		±8	±30	nA
e _n	Input Noise Voltage	0.1Hz to 10Hz (Notes 8, 9)		70	200		70		nV _{P-P}
	Input Noise Voltage Density	$f_0 = 10$ Hz (Note 5) $f_0 = 1000$ Hz (Note 3)		3.0 2.7	5.5 4.2		3.0 2.7	5.5 4.2	nV/√Hz nV/√Hz
i _n	Input Noise Current Density	f ₀ = 10Hz f ₀ = 1000Hz		1.3 0.3			1.3 0.3		pA/√Hz pA/√Hz
V _{CM}	Input Voltage Range		±12	±12.8		±12	±12.8		V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	112	126		106	124		dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 4V$ to $\pm 18V$	116	126		110	124		dB
A _{VOL}	Large-Signal Voltage Gain	$\label{eq:RL} \begin{array}{l} R_L \geq 10k, \ V_{OUT} = \pm 10V \\ R_L \geq 2k, \ V_{OUT} = \pm 10V \end{array}$	5 2	17 4		3.0 1.5	15 3		V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	$R_L \ge 2k$	±13	±13.8		±12.5	±13.8		V
SR	Slew Rate	$R_L \ge 2k$ (Notes 3, 7)	3	4.5		2.7	4.5		V/µs
GBW	Gain-Bandwidth Product	f ₀ = 100kHz (Note 3)	9	12.5		8	12.5		MHz
Z ₀	Open-Loop Output Resistance	$V_{OUT} = 0, I_{OUT} = 0$		75			75		Ω
I _S	Supply Current per Amplifier			2.3	2.75		2.3	2.75	mA
	Channel Separation	$ \begin{array}{l} f \leq 10 Hz \; (Note \; 9) \\ V_{0UT} = \pm 10 V, \; R_L = 2 k \end{array} $	134	150		130	150		dB

The \bullet denotes the specifications which apply over the -55°C \leq T_A \leq 125°C temperature range, V_S = ±15V, unless otherwise noted.

						VI VI	LT1124M LT1125M				
SYMBOL	PARAMETER	CONDITIONS (Note 2)		MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
V _{0S}	Input Offset Voltage	LT1124 LT1125	•		50 55	170 190		60 70	250 290	μV μV	
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift	(Note 5)	•		0.3	1.0		0.4	1.5	µV/°C	
I _{OS}	Input Offset Current	LT1124 LT1125	•		18 18	45 55		20 20	60 70	nA nA	
I _B	Input Bias Current		•		±18	±55		±20	±70	nA	
V _{CM}	Input Voltage Range		•	±11.3	±12		±11.3	±12		V	
CMRR	Common Mode Rejection Ratio	V _{CM} = ±11.3V	•	106	122		100	120		dB	
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 4 V \text{ to } \pm 18 V$	•	110	122		104	120		dB	
A _{VOL}	Large-Signal Voltage Gain	$\begin{array}{l} R_L \geq 10k, V_{OUT} = \pm 10V \\ R_L \geq 2k, V_{OUT} = \pm 10V \end{array} \label{eq:RL}$	•	3 1	10 3		2.0 0.7	10 2		V/µV V/µV	
V _{OUT}	Maximum Output Voltage Swing	$R_L \ge 2k$	•	±12.5	±13.6		±12	±13.6		V	
SR	Slew Rate	$R_L \ge 2k$ (Notes 3, 7)	•	2.3	3.8		2	3.8		V/µs	
ls	Supply Current per Amplifier		•		2.5	3.25		2.5	3.25	mA	





ELECTRICAL CHARACTERISTICS temperature range, $V_S = \pm 15V$, unless otherwise noted.

The \bullet denotes the specifications which apply over the $0^\circ C \leq T_A \leq 70^\circ C$

			LT1124AC LT1125AC			LT1124C LT1125C				
SYMBOL	PARAMETER	CONDITIONS (Note 2)		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	LT1124 LT1125	•		35 40	120 140		45 50	170 210	μV μV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift	(Note 5)	•		0.3	1		0.4	1.5	µV/°C
I _{OS}	Input Offset Current	LT1124 LT1125	•		6 7	25 35		7 8	35 45	nA nA
IB	Input Bias Current		•		±8	±35		±9	±45	nA
V _{CM}	Input Voltage Range		•	±11.5	±12.4		±11.5	±12.4		V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±11.5V	•	109	125		102	122		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 4V$ to $\pm 18V$	•	112	125		107	122		dB
A _{VOL}	Large-Signal Voltage Gain	$\begin{array}{l} R_L \geq 10k, V_{OUT} = \pm 10V \\ R_L \geq 2k, V_{OUT} = \pm 10V \end{array} \label{eq:RL}$	•	4.0 1.5	15 3.5		2.5 1.0	14 2.5		V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	$R_L \ge 2k$	•	±12.5	±13.7		±12	±13.7		V
SR	Slew Rate	$R_L \ge 2k$ (Notes 3, 7)	•	2.6	4		2.4	4		V/µs
I _S	Supply Current per Amplifier		•		2.4	3		2.4	3	mA

The \bullet denotes the specifications which apply over the -40°C \leq T_A \leq 85°C temperature range, V_S = ±15V, unless otherwise noted. (Note 10)

						LT1124AC/AI LT1125AC			LT1124C/I LT1125C		
SYMBOL	PARAMETER	CONDITIONS (Note 2)		MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
V _{0S}	Input Offset Voltage	LT1124 LT1125	•		40 45	140 160		50 55	200 240	μV μV	
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift	(Note 5)	•		0.3	1		0.4	1.5	µV/°C	
I _{OS}	Input Offset Current	LT1124 LT1125	•		15 15	40 50		17 17	55 65	nA nA	
I _B	Input Bias Current		•		±15	±50		±17	±65	nA	
V _{CM}	Input Voltage Range		•	±11.4	±12.2		±11.4	±12.2		V	
CMRR	Common Mode Rejection Ratio	V _{CM} = ±11.4V	•	107	124		101	121		dB	
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 4$ V to ± 18 V	•	111	124		106	121		dB	
A _{VOL}	Large-Signal Voltage Gain	$\label{eq:RL} \begin{array}{l} R_L \geq 10k, \ V_{OUT} = \pm 10V \\ R_L \geq 2k, \ V_{OUT} = \pm 10V \end{array}$	•	3.5 1.2	12 3.2		2.2 0.8	12 2.3		V/μV V/μV	
V _{OUT}	Maximum Output Voltage Swing	$R_L \ge 2k$	•	±12.5	±13.6		±12	±13.6		V	
SR	Slew Rate	$R_L \ge 2k$ (Notes 3, 7)	•	2.4	3.9		2.1	3.9		V/µs	
I _S	Supply Current per Amplifier		•		2.4	3.25		2.4	3.25	mA	

LT1124/LT1125

ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1125s (or 100 LT1124s) typically 240 op amps (or 120) will be better than the indicated specification.

Note 3: This parameter is 100% tested for each individual amplifier.

Note 4: This parameter is sample tested only.

Note 5: This parameter is not 100% tested.

Note 6: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input


voltage exceeds ±1.4V, the input current should be limited to 25mA. Note 7: Slew rate is measured in $A_V = -1$; input signal is ±7.5V, output measured at ±2.5V.

Note 8: 0.1Hz to 10Hz noise can be inferred from the 10Hz noise voltage density test. See the test circuit and frequency response curve for 0.1Hz to 10Hz tester in the Applications Information section of the LT1007 or LT1028 data sheets.

Note 9: This parameter is guaranteed but not tested.


Note 10: The LT1124C/LT1125C and LT1124AC/LT1125AC are guaranteed to meet specified performance from 0°C to 70°C and are designed, characterized and expected to meet these extended temperature limits, but are not tested at -40°C and 85°C. The LT1124AI and LT1124I are guaranteed to meet the extended temperature limits.

TYPICAL PERFORMANCE CHARACTERISTICS





TYPICAL PERFORMANCE CHARACTERISTICS



0

-10

0.1

1

180

200

100

1124/25 G12

10

FREQUENCY (MHz)

10

0

-0.8

-0.4

0


INPUT OFFSET VOLTAGE DRIFT (µV/°C)

0.4

0.8

, 1124/25 G13

TYPICAL PERFORMANCE CHARACTERISTICS



2

0

0

1

2

3

TIME AFTER POWER ON (MINUTES)

4

5

1124/25 G21

40

20 0

0

100

1k

10k

FREQUENCY (Hz)


100k

1M

10M

1124/25 G20

TYPICAL PERFORMANCE CHARACTERISTICS





APPLICATIONS INFORMATION

The LT1124 may be inserted directly into OP-270 sockets. The LT1125 plugs into OP-470 sockets. Of course, all standard dual and quad bipolar op amps can also be replaced by these devices.

Matching Specifications

In many applications the performance of a system depends on the matching between two op amps, rather than the individual characteristics of the two devices. The three op amp instrumentation amplifier configuration shown in this data sheet is an example. Matching characteristics are not 100% tested on the LT1124/LT1125.

Some specifications are guaranteed by definition. For example, $70\mu V$ maximum offset voltage implies that mismatch cannot be more than $140\mu V$. 112dB (= $2.5\mu V/V$) CMRR means that worst-case CMRR match is 106dB

 $(5\mu V/V)$. However, Table 1 can be used to estimate the expected matching performance between the two sides of the LT1124, and between amplifiers A and D, and between amplifiers B and C of the LT1125.

Offset Voltage and Drift

Thermocouple effects, caused by temperature gradients across dissimilar metals at the contacts to the input terminals, can exceed the inherent drift of the amplifier unless proper care is exercised. Air currents should be minimized, package leads should be short, the two input leads should be close together and maintained at the same temperature.

The circuit shown in Figure 1 to measure offset voltage is also used as the burn-in configuration for the LT1124/ LT1125, with the supply voltages increased to $\pm 16V$.




Figure 1. Test Circuit for Offset Voltage and Offset Voltage Drift with Temperature

Table 1. Expected Match

			4AC/AM 5AC/AM		24C/M 25C/M	
PARAMETER		50% YIELD	98% YIELD	50% YIELD	98% YIELD	UNITS
V _{OS} Match, ΔV _{OS} Temperature Coeffici Average Noninvertin Match of Noninvertin CMRR Match	LT1124	20	110	30	130	μV
	LT1125	30	150	50	180	μV
Temperature Coeffici	ent Match	0.35	1.0	0.5	1.5	μV/°C
Average Noninverting	g I _B	6	18	7	25	nA
Match of Noninvertir	ng I _B	7	22	8	30	nA
CMRR Match		126	115	123	112	dB
PSRR Match		127	118	127	114	dB



APPLICATIONS INFORMATION

High Speed Operation

When the feedback around the op amp is resistive (R_F), a pole will be created with R_F, the source resistance and capacitance (R_S, C_S), and the amplifier input capacitance (C_{IN} \approx 2pF). In low closed loop gain configurations and with R_S and R_F in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor (C_F) in parallel with R_F eliminates this problem (see Figure 2). With R_S (C_S + C_{IN}) = R_FC_F, the effect of the feedback pole is completely removed.




Figure 2. High Speed Operation

Unity Gain Buffer Applications

When $R_F \le 100\Omega$ and the input is driven with a fast, large signal pulse (>1V), the output waveform will look as shown in Figure 3.




Figure 3. Unity-Gain Buffer Applications

During the fast feedthrough-like portion of the output, the input protection diodes effectively short the output to the input and a current, limited only by the output short circuit protection, will be drawn by the signal generator. With $R_F \geq 500\Omega$, the output is capable of handling the current requirements ($I_L \leq 20mA$ at 10V) and the amplifier stays in its active mode and a smooth transition will occur.

Noise Testing

Each individual amplifier is tested to $4.2nV/\sqrt{Hz}$ voltage noise; i.e., for the LT1124 two tests, for the LT1125 four tests are performed. Noise testing for competing multiple op amps, if done at all, may be sample tested or tested using the circuit shown in Figure 4.

$$e_{n \text{ OUT}} = \sqrt{(e_{nA})^2 + (e_{nB})^2 + (e_{nC})^2 + (e_{nD})^2}$$

If the LT1125 were tested this way, the noise limit would be $\sqrt{4} \cdot (4.2 \text{nV}/\sqrt{\text{Hz}})^2 = 8.4 \text{nV}/\sqrt{\text{Hz}}$. But is this an effective screen? What if three of the four amplifiers are at a typical 2.7 nV/ $\sqrt{\text{Hz}}$, and the fourth one was contaminated and has 6.9 nV/ $\sqrt{\text{Hz}}$ noise?

RMS Sum =
$$\sqrt{(2.7)^2 + (2.7)^2 + (2.7)^2 + (6.9)^2} = 8.33$$
 nV/ \sqrt{Hz}

This passes an $8.4 \text{nV}/\sqrt{\text{Hz}}$ spec, yet one of the amplifiers is 64% over the LT1125 spec limit. Clearly, for proper noise measurement, the op amps have to be tested individually.




Figure 4. Competing Quad Op Amp Noise Test Method



PERFORMANCE COMPARISON

Table 2 summarizes the performance of the LT1124/LT1125 compared to the low cost grades of alternate approaches.

The comparison shows how the specs of the LT1124/ LT1125 not only stand up to the industry standard OP-27, but in most cases are superior. Normally dual and quad


performance is degraded when compared to singles, for the LT1124/LT1125 this is not the case.

PARAMETER/UN	ITS	LT1124CN8 LT1125CN	OP-27 GP	0P-270 GP	0P-470 GP	UNITS
Voltage Noise, 1	(Hz	4.2 100% Tested	4.5 Sample Tested	– No Limit	5.0 Sample Tested	nV/√Hz
Slew Rate		2.7 100% Tested	1.7 Not Tested	1.7	1.4	V/µs
Gain-Bandwidth	Product	8.0 100% Tested	5.0 Not Tested	– No Limit	– No Limit	MHz
Offset Voltage	LT1124 LT1125	100 140	100	250 -	- 1000	μV μV
Offset Current	LT1124 LT1125	20 30	75	20	- 30	nA nA
Bias Current		30	80	60	60	nA
Supply Current/A	mp	2.75	5.67	3.25	2.75	mA
Voltage Gain, R _L	= 2k	1.5	0.7	0.35	0.4	V/µV
Common Mode F	Rejection Ratio	106	100	90	100	dB
Power Supply Re	jection Ratio	110	94	104	105	dB
SO-8 Package		Yes – LT1124	Yes	No	-	

Table 2. Guaranteed Performance, $V_S = \pm 15V$, $T_A = 25^{\circ}C$, Low Cost Devices

TYPICAL APPLICATIONS


Gain 1000 Amplifier with 0.01% Accuracy, DC to 1Hz



THE HIGH GAIN AND WIDE BANDWIDTH OF THE LT1124/LT1125, IS USEFUL IN LOW FREQUENCY HIGH CLOSED-LOOP GAIN AMPLIFIER APPLICATIONS. A TYPICAL PRECISION OP AMP MAY HAVE AN OPEN-LOOP GAIN OF ONE MILLION WITH 500kHz BANDWIDTH. AS THE GAIN ERROR PLOT SHOWS, THIS DEVICE IS CAPABLE OF 0.1% AMPLIFYING ACCURACY UP TO 0.3Hz ONLY. EVEN INSTRUMENTATION RANGE SIGNALS CAN VARY AT A FASTER RATE. THE LT1124/LT1125 "GAIN PRECISION BANDWIDTH PRODUCT" IS 75 TIMES HIGHER, AS SHOWN.

1124/25 TA03


Gain Error vs Frequency Closed-Loop Gain = 1000








SCHEMATIC DIAGRAM (1/2 LT1124, 1/4 LT1125)






Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.





Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.




N8 Package 8-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510 Rev I)

NOTE.

1. DIMENSIONS ARE MILLIMETERS

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)





3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.


MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

4. PIN 1 CAN BE BEVEL EDGE OR A DIMPLE

S08 REV G 0212




Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.





Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.




N Package 14-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510 Rev I)

INCHES

1. DIMENSIONS ARE MILLIMETERS *THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)



Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



SW Package 16-Lead Plastic Small Outline (Wide .300 Inch)

2. DRAWING NOT TO SCALE

8

 PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS

4. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)



REVISION HISTORY (Revision history begins at Rev D)

REV	DATE	DESCRIPTION	PAGE NUMBER
D	09/10	LT1124-1 added. Reflected throughout the data sheet.	1 to 18
E	10/10	Revised part marking for LT1124AMPS8-1 in Order Information section.	3
F	01/14	LT1124-1 removed.	1 to 3

