Ultrahigh Speed Operational Amplifier

FEATURES

- Gain Bandwidth Product, A_V = 5: 350MHz
- Slew Rate: 450V/µs
- Low Cost
- Output Current: ±50mA
- Settling Time: 90ns to 0.1%
- Differential Gain Error: 0.1% (R_L = 1k)
- Differential Phase Error: 0.01° (R_L = 1k)
- High Open-Loop Gain: 100V/mV Min
- Single Supply 5V Operation
- Output Shutdown

APPLICATIONS

- Video Cable Drivers
- Video Signal Processing
- Photo Diode Amplifier
- Pulse Amplifiers
- D/A Current to Voltage Conversion

DESCRIPTION

The LT1192 is a video operational amplifier optimized for operation on ±5V and a single 5V supply. Unlike many high speed amplifiers, this amplifier features high open-loop gain, over 100dB, and the ability to drive heavy loads to a full-power bandwidth of 20MHz at $7V_{P-P}$. In addition to its very fast slew rate, the LT1192 has a high gain bandwidth of 350MHz and is compensated for a closed-loop gain of 5 or greater.

Because the LT1192 is a true operational amplifier, it is an ideal choice for wideband signal conditioning, active filters, and applications requiring speed, accuracy and low cost.

The LT1192 is available in 8-pin PDIP and SO packages with standard pinouts. The normally unused Pin 5 is used for a shutdown feature that shuts off the output and reduces power dissipation to a mere 15mW.

TYPICAL APPLICATION

Double Terminated Cable Driver



–3dB BANDWIDTH = 55MHz

LT1192 • TA01

Inverter Pulse Response



LT1192 • TA02

A_V = –5, C_L = 10pF SCOPE PROBE

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V^+ to V^-) 18V
Differential Input Voltage ..... ±6V
Input Voltage ..... $\pm V_S$
Output Short-Circuit Duration (Note 2) ..... Continuous
Operating Temperature Range
LT1192M **(OBSOLETE)** ..... –55°C to 125°C
LT1192C ..... 0°C to 70°C
Maximum Junction Temperature ..... 150°C
Storage Temperature Range ..... –65°C to 150°C
Lead Temperature (Soldering, 10 sec) ..... 300°C

PACKAGE DESCRIPTION



N8 PACKAGE
8-LEAD PDIP

S8 PACKAGE
8-LEAD PLASTIC SO

T_{JMAX} = 150°C, θ_{JA} = 100°C/W (N8)
T_{JMAX} = 150°C, θ_{JA} = 150°C/W (S8)

J8 PACKAGE 8-LEAD CERDIP
T_{JMAX} = 150°C, θ_{JA} = 100°C/W

ORDER PART NUMBER
LT1192CN8 LT1192CS8
S8 PART MARKING
1192
LT1192MJ8 LT1192CJ8

OBSOLETE PACKAGE
Consider the N8 or S8 Packages for Alternate Source

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

V_S = ±5V, T_A = 25°C, $C_L \leq$ 10pF, Pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER		CONDITIONS	LT1192M/C MIN	LT1192M/C TYP	LT1192M/C MAX	UNITS
V_{OS}	Input Offset Voltage		N8 Package SO-8 Package		0.2	2.5 3	mV mV
I_{OS}	Input Offset Current				0.2	1.7	µA
I_B	Input Bias Current				±0.5	±2.5	µA
e_n	Input Noise Voltage		f_O = 10kHz		9		nV/√Hz
i_n	Input Noise Current		f_O = 10kHz		4		pA/√Hz
R_{IN}	Input Resistance	Differential Mode			16		kΩ
		Common Mode			5		MΩ
C_{IN}	Input Capacitance		A_V = 10		1.8		pF
	Input Voltage Range		(Note 3)	–2.5		3.5	V
CMRR	Common Mode Rejection Ratio		V_{CM} = –2.5V to 3.5V	70	85		dB
PSRR	Power Supply Rejection Ratio		V_S = ±2.375V to ±8V	70	85		dB
A_{VOL}	Large-Signal Voltage Gain		R_L = 1k, V_O = ±3V R_L = 100Ω, V_O = ±3V V_S = ±8V, R_L = 100Ω, V_O = ±5V	100 16 20	180 35 60		V/mV V/mV V/mV
V_{OUT}	Output Voltage Swing		V_S = ±5V, R_L = 1k V_S = ±8V, R_L = 1k	±3.7 ±6.7	±4 ±7		V V
SR	Slew Rate		A_V = –10, R_L = 1k (Notes 4, 9)	325	450		V/µs
FPBW	Full-Power Bandwidth		V_O = $6V_{P-P}$ (Note 5)	17.2	23.9		MHz
GBW	Gain Bandwidth Product				350		MHz
t_{r1}, t_{f1}	Rise Time, Fall Time		A_V = 50, V_O = ±1.5V, 20% to 80% (Note 9)	23	35	50	ns
t_{r2}, t_{f2}	Rise Time, Fall Time		A_V = 5, V_O = ±125mV, 10% to 90%		2.7		ns
t_{PD}	Propagation Delay		A_V = 5, V_O = ±125mV, 50% to 50%		3.5		ns
	Overshoot		A_V = 5, V_O = ±125mV		50		%
t_s	Settling Time		3V Step, 0.1% (Note 6)		90		ns

ELECTRICAL CHARACTERISTICS

$V_S = \pm 5V$, $T_A = 25°C$, $C_L \leq 10pF$, Pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1192M/C MIN	LT1192M/C TYP	LT1192M/C MAX	UNITS
Diff A_V	Differential Gain	$R_L = 150\Omega$, $A_V = 10$ (Note 7)		0.23		%
Diff Ph	Differential Phase	$R_L = 150\Omega$, $A_V = 10$ (Note 7)		0.15		Deg_{P-P}
I_S	Supply Current			32	38	mA
	Shutdown Supply Current	Pin 5 at V^-		1.3	2	mA
I_{SHDN}	Shutdown Pin Current	Pin 5 at V^-		20	50	µA
t_{ON}	Turn On Time	Pin 5 from V^- to Ground, $R_L = 1k$		100		ns
t_{OFF}	Turn Off Time	Pin 5 from Ground to V^-, $R_L = 1k$		400		ns

$V_S^+ = 5V$, $V_S^- = 0V$, $V_{CM} = 2.5V$, $T_A = 25°C$, $C_L \leq 10pF$, Pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1192M/C MIN	LT1192M/C TYP	LT1192M/C MAX	UNITS
V_{OS}	Input Offset Voltage	All Packages			0.4	4	mV
I_{OS}	Input Offset Current				0.2	1.2	µA
I_B	Input Bias Current				±0.5	±1.5	µA
	Input Voltage Range	(Note 3)		2		3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = 2V$ to 3.5V		60	80		dB
A_{VOL}	Large-Signal Voltage Gain	$R_L = 100\Omega$ to Ground, $V_O = 1V$ to 3V		30	50		V/mV
V_{OUT}	Output Voltage Swing	$R_L = 100\Omega$ to Ground	V_{OUT} High	3.6	3.8		V
			V_{OUT} Low		0.25	0.4	
SR	Slew Rate	$A_V = -5$, $V_O = 1V$ to 3V			250		V/µs
GBW	Gain Bandwidth Product				350		MHz
I_S	Supply Current				29	36	mA
	Shutdown Supply Current	Pin 5 at V^-			1.2	2	mA
I_{SHDN}	Shutdown Pin Current	Pin 5 at V^-			20	50	µA

The ● denotes the specifications which apply over the full operating temperature range of $-55°C \leq T_A \leq 125°C$.
$V_S = \pm 5V$, Pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1192M MIN	LT1192M TYP	LT1192M MAX	UNITS
V_{OS}	Input Offset Voltage	N8 Package	●		0.4	3.5	mV
$\Delta V_{OS}/\Delta T$	Input V_{OS} Drift		●		2		µV/°C
I_{OS}	Input Offset Current		●		0.2	2	µA
I_B	Input Bias Current		●		±0.5	±2.5	µA
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V$ to 3.5V	●	65	85		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375V$ to $\pm 5V$	●	70	90		dB
A_{VOL}	Large-Signal Voltage Gain	$R_L = 1k$, $V_O = \pm 3V$ $R_L = 100\Omega$, $V_O = \pm 3V$	● ●	55 5	90 14		V/mV V/mV
V_{OUT}	Output Voltage Swing	$R_L = 1k$	●	±3.7	±3.9		V
I_S	Supply Current		●		32	38	mA
	Shutdown Supply Current	Pin 5 at V^- (Note 8)	●		1.5	2.5	mA
I_{SHDN}	Shutdown Pin Current	Pin 5 at V^-	●		20		µA

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range of 0°C ≤ T_A ≤ 70°C. V_S = ±5V, Pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1191C MIN	LT1191C TYP	LT1191C MAX	UNITS
V_{OS}	Input Offset Voltage	N8 Package SO-8 Package	● ●		0.4	3 4	mV mV
$\Delta V_{OS}/\Delta T$	Input V_{OS} Drift		●		2		µV/°C
I_{OS}	Input Offset Current		●		0.2	1.7	µA
I_B	Input Bias Current		●		±0.5	±2.5	µA
CMRR	Common Mode Rejection Ratio	V_{CM} = –2.5V to 3.5V	●	68	85		dB
PSRR	Power Supply Rejection Ratio	V_S = ±2.375V to ±5V	●	70	90		dB
A_{VOL}	Large-Signal Voltage Gain	R_L = 1k, V_O = ±3V R_L = 100Ω, V_O = ±3V	● ●	90 10	140 30		V/mV V/mV
V_{OUT}	Output Voltage Swing	R_L = 1k	●	±3.7	±3.9		V
I_S	Supply Current		●		32	38	mA
	Shutdown Supply Current	Pin 5 at V^- (Note 8)	●		1.4	2.1	mA
I_{SHDN}	Shutdown Pin Current	Pin 5 at V^-	●		20		µA

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.

Note 3: Exceeding the input common mode range may cause the output to invert.

Note 4: Slew rate is measured between ±1V on the output, with a ±0.3V input step.

Note 5: Full-power bandwidth is calculated from the slew rate measurement:

FPBW = SR/2πV_P.

Note 6: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985. A_V = –5, R_L = 1k.

Note 7: NTSC (3.58MHz). For R_L = 1k, Diff A_V = 0.1%, Diff Ph = 0.01°. Diff A_V and Diff Ph can be reduced for A_V < 10.

Note 8: See Applications section for shutdown at elevated temperatures. Do not operate the shutdown above T_J > 125°C.

Note 9: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).

Optional Offset Nulling Circuit



INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER A ±20mV RANGE WITH A 1kΩ TO 10kΩ POTENTIOMETER

LT1192 • TA03

TYPICAL PERFORMANCE CHARACTERISTICS

Input Bias Current vs Common Mode Voltage



LT1192 • TPC01

Input Bias Current vs Temperature



LT1192 • TPC02

Common Mode Voltage vs Supply Voltage



LT1192 • TPC03

Equivalent Input Noise Voltage vs Frequency



LT1192 • TPC04

Equivalent Input Noise Current vs Frequency



LT1192 • TPC05

Supply Current vs Supply Voltage



LT1192 • TPC06

Shutdown Supply Current vs Temperature



LT1192 • TPC07

Open-Loop Voltage Gain vs Temperature



LT1192 • TPC08

Open-Loop Voltage Gain vs Load Resistance



LT1192 • TPC09

TYPICAL PERFORMANCE CHARACTERISTICS

Gain, Phase vs Frequency



LT1192 • TPC10

Gain Bandwidth Product vs Supply Voltage



LT1192 • TPC11

Output Impedance vs Frequency



LT1192 • TPC13

Gain and Phase Margin vs Temperature



LT1192 • TPC12

Common Mode Rejection Ratio vs Frequency



LT1192 • TPC14

Power Supply Rejection Ratio vs Frequency



LT1192 • TPC15

Output Short-Circuit Current vs Temperature



LT1192 • TPC16

Output Swing vs Supply Voltage



LT1192 • TPC17

Output Voltage Swing vs Load Resistance



LT1192 • TPC18

TYPICAL PERFORMANCE CHARACTERISTICS

Slew Rate vs Temperature



LT1192 • TPC19

Output Voltage Step vs Settling Time, A_V = –5



LT1192 • TPC20

Output Voltage Step vs Settling Time, A_V = 5



LT1192 • TPC21

Large-Signal Transient Response



LT1192 • TPC22

A_V = 5, C_L = 10pF SCOPE PROBE

Small-Signal Transient Response



LT1192 • TPC23

A_V = 5, SMALL-SIGNAL RISE TIME, WITH FET PROBES

Output Overload



LT1192 • TPC24

A_V = 10, V_{IN} = 1.2V_{P-P}

APPLICATIONS INFORMATION

Power Supply Bypassing

The LT1192 is quite tolerant of power supply bypassing. In some applications a 0.1µF ceramic disc capacitor placed 1/2 inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, R_L = 1k.

In most applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A 0.1µF ceramic disc in parallel with a 4.7µF tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at 1V/DIV, when

No Supply Bypass Capacitors



LT1192 • TA04

A_V = –5, IN DEMO BOARD, R_L = 1k

APPLICATIONS INFORMATION

amplified to 1mV/DIV the settling time to 1mV is 4.132µs for the 0.1µF bypass; the time drops to 140ns with multiple bypass capacitors.

Settling Time Poor Bypass



SETTLING TIME TO 1mV, $A_V = -1$
SUPPLY BYPASS CAPACITORS = 0.1µF

Settling Time Good Bypass



SETTLING TIME TO 1mV, $A_V = -1$
SUPPLY BYPASS CAPACITORS = 0.1µF + 4.7µF TANTALUM

Cable Terminations

The LT1192 operational amplifier has been optimized as a low cost video cable driver. The ±50mA guaranteed output current enables the LT1192 to easily deliver $7.5V_{P-P}$ into 100Ω, while operating on ±5V supplies or $2.6V_{P-P}$ on a single 5V supply.

When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end (75Ω to ground) to absorb unwanted

Double Terminated Cable Driver



Cable Driver Voltage Gain vs Frequency



energy. The best performance can be obtained by double termination (75Ω in series with the output of the amplifier, and 75Ω to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2, or 6dB. For a cable driver with a gain of 5 (op amp gain of 10) the –3dB bandwidth is 56MHz with only 0.25dB of peaking.

Using the Shutdown Feature

The LT1192 has a unique feature that allows the amplifier to be shut down for conserving power or for multiplexing several amplifiers onto a common cable. The amplifier will shut down by taking Pin 5 to V^-. In shutdown, the amplifier dissipates 15mW while maintaining a true high impedance output state of 15kΩ in parallel with the feedback resistors. The amplifiers must be used in a noninverting configuration for MUX applications. In inverting configurations the input signal is fed to the output through the feedback components. When the output is loaded with as little as 1kΩ from the amplifier's feedback resistors, the amplifier shuts off in 400ns. This shutoff can be under the control of HC CMOS operating between 0V and –5V.

APPLICATIONS INFORMATION

Output Shutdown



1MHz SINE WAVE GATED OFF WITH SHUTDOWN PIN, A_V = 10, R_L = 1k

Small-Signal Transient Response



A_V = 10, SMALL-SIGNAL RISE TIME, WITH FET PROBES

The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical Performance Characteristics section. At very high elevated temperatures it is important to hold the SHDN pin close to the negative supply to keep the supply current from increasing.

Operating with Low Closed-Loop Gains

When using decompensated amplifiers it should be realized that peaking in the frequency domain, and overshoot and ringing in the time domain occur as closed-loop gain is lowered. The LT1192 is stable to a closed-loop gain of 5, however, peaking and ringing can be minimized by increasing the closed-loop gain. For instance, the LT1192 peaks 5dB when used in a gain of 5, but peaks by less than 0.5dB for a closed-loop gain of 10. Likewise, the overshoot drops from 50% to 4% for gains of 10.

Murphy Circuits

There are several precautions the user should take when using the LT1192 in order to realize its full capability. Although the LT1192 can drive a 50pF load, isolating the capacitance with 20Ω can be helpful. Precautions primarily have to do with driving large capacitive loads.

Closed-Loop Voltage Gain vs Frequency



Other precautions include:

1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
2. Do not use high source impedances. The input capacitance of 2pF, and R_S = 10k for instance, will give an 8MHz –3dB bandwidth.
3. PC board socket may reduce stability.
4. A feedback resistor of 1k or lower reduces the effects of stray capacitance at the inverting input.

APPLICATIONS INFORMATION

Driving Capacitive Load



LT1192 • TA11

A_V = –5, IN DEMO BOARD, C_L = 50pF

Driving Capacitive Load



LT1192 • TA12

A_V = –5, IN DEMO BOARD, C_L = 50pF
WITH 20Ω ISOLATING RESISTOR

Murphy Circuits



An Unterminated Cable Is a Large Capacitive Load



A 1X Scope Probe Is a Large Capacitive Load



A Scope Probe on the Inverting Input Reduces Phase Margin



LT1192 • TA13

LT1192 Is Stable for Gains ≥ 5V/V

SIMPLIFIED SCHEMATIC



*SUBSTRATE DIODE, DO NOT FORWARD BIAS

PACKAGE DESCRIPTION

J8 Package
8-Lead CERDIP (Narrow .300 Inch, Hermetic)
(Reference LTC DWG # 05-08-1110)



NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE
OR TIN PLATE LEADS

OBSOLETE PACKAGE