Dual 200MHz, 30V/µs 16-Bit Accurate $A_V \geq 2$ Op Amp

FEATURES

- **Stable in Gain $A_V \geq 2$ ($A_V = -1$)**
- **200MHz Gain Bandwidth Product**
- **30V/µs Slew Rate**
- **Settling Time: 800ns (150µV, 10V Step)**
- **Specified at ±5V and ±15V Supplies**
- **Maximum Input Offset Voltage: 125µV**
- Low Distortion: −96.5dB for 100kHz, $10V_{P-P}$
- Maximum Input Offset Voltage Drift: 3µV/°C
- Maximum Inverting Input Bias Current: 10nA
- Minimum DC Gain: 300V/mV
- Minimum Output Swing into 2k: ±12.8V
- Input Noise Voltage: $5nV/\sqrt{Hz}$
- Input Noise Current: $0.6pA/\sqrt{Hz}$
- Total Input Noise Optimized for $1k\Omega < R_S < 20k\Omega$
- Available in 8-Lead Plastic SO and 12-Lead (4mm × 4mm) DFN Packages

APPLICATIONS

- Precision Instrumentation
- High Accuracy Data Acquisition Systems
- 16-Bit DAC Current-to-Voltage Converter
- ADC Buffer
- Low Distortion Active Filters
- Photodiode Amplifiers

DESCRIPTION

The LT®1469-2 is a dual, precision high speed operational amplifier with 16-bit accuracy, decompensated to be stable in a gain of 2 or greater. The combination of precision and AC performance makes the LT1469-2 the optimum choice for high accuracy applications such as DAC current-to-voltage conversion and ADC buffers. The initial accuracy and drift characteristics of the input offset voltage and inverting input bias current are tailored for inverting applications.

The 200MHz gain bandwidth ensures high open-loop gain at frequency for reducing distortion. In noninverting applications such as an ADC buffer, the low distortion and DC accuracy allow full 16-bit AC and DC performance. The high slew rate of the LT1469-2 improves large-signal performance in applications such as active filters and instrumentation amplifiers compared to other precision op amps.

The LT1469-2 is specified on power supply voltages of ±5V and ±15V and from −40°C to 85°C. It is available in an 8-lead SOIC package and a space saving 4mm × 4mm leadless package. For a unity-gain stable op amp with same DC performance, see the LT1469 datasheet.

TYPICAL APPLICATION

16-Bit DAC I-to-V Converter

DAC INPUTS 16

6k

20pF

LTC®1597

1/2 LT1469-2

2k

V_{OUT}

50pF

OPTIONAL NOISE FILTER

OFFSET: $V_{OS} + I_B$ (6kΩ) < 1LSB
SETTLING TIME TO 150µV = 1.6µs
SETTLING LIMITED BY 6k AND 20pF TO COMPENSATE DAC OUTPUT CAPACITANCE

14692 TA01a

Large-Signal Transient, $A_V = -1$

10V

2V/DIV

0V

$V_S = ±15V$
$A_V = -1$
$R_F = R_G = 2k$
$C_F = 22pF$

200ns/DIV

14692 TA02

14692f

ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V⁺ to V⁻)................................36V
Input Current (Note 2)..±10mA
Output Short-Circuit Duration (Note 3) .... Indefinite
Operating Temperature Range (Note 4).... –40°C to 85°C

Specified Temperature Range (Note 5) .... –40°C to 85°C
Maximum Junction Temperature...........................150°C
Storage Temperature Range................... –65°C to 150°C

PIN CONFIGURATION

TOP VIEW

OUT A 1   12 V⁺
–IN A 2   A   11 OUT B
+IN A 3   13   B   10 –IN B
V⁻ 4   9 +IN B
N/C 5   8 N/C
N/C 6   7 N/C

DF PACKAGE
12-LEAD (4mm × 4mm) PLASTIC DFN
T_{JMAX} = 150°C, θ_{JA} = 37°C/W
EXPOSED PAD (PIN 13) IS GND, MUST BE CONNECTED TO V⁻

TOP VIEW

OUT A 1   8 V+
–IN A 2   A   7 OUT B
+IN A 3   B   6 –IN B
V⁻ 4   5 +IN B

S8 PACKAGE
8-LEAD PLASTIC SO
T_{JMAX} = 150°C, θ_{JA} = 190°C/W

ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT1469CS8-2#PBF	LT1469CS8-2#TRPBF	14692	8-Lead Plastic Small Outline	0°C to 70°C
LT1469IS8-2#PBF	LT1469IS8-2#TRPBF	14692	8-Lead Plastic Small Outline	–40°C to 85°C
LT1469ACDF-2#PBF	LT1469ACDF-2#TRPBF	14692	12-Lead (4mm × 4mm) Plastic DFN	0°C to 70°C
LT1469AIDF-2#PBF	LT1469AIDF-2#TRPBF	14692	12-Lead (4mm × 4mm) Plastic DFN	–40°C to 85°C
LT1469CDF-2#PBF	LT1469CDF-2#TRPBF	14692	12-Lead (4mm × 4mm) Plastic DFN	0°C to 70°C
LT1469IDF-2#PBF	LT1469IDF-2#TRPBF	14692	12-Lead (4mm × 4mm) Plastic DFN	–40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	S8 Package	±15V		50	125	µV
			±5V		50	200	µV
		LT1469A, DF Package	±15V		50	125	µV
			±5V		50	200	µV
		LT1469, DF Package	±15V		100	225	µV
			±5V		150	300	µV
I_{OS}	Input Offset Current		±5V to ±15V		13	±50	nA

14692f

2

LINEAR
TECHNOLOGY

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25°C$. $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_SUPPLY	MIN	TYP	MAX	UNITS
I_B-	Inverting Input Bias Current		±5V to ±15V		3	±10	nA
I_B+	Noninverting Input Bias Current		±5V to ±15V		−10	±40	nA
	Input Noise Voltage	0.1Hz to 10Hz	±5V to ±15V		0.3		μV_{P-P}
e_n	Input Noise Voltage Density	f = 10kHz	±5V to ±15V		5		$nV/\sqrt{Hz}$
i_n	Input Noise Current Density	f = 10kHz	±5V to ±15V		0.6		$pA/\sqrt{Hz}$
R_{IN}	Input Resistance	Common Mode, $V_{CM} = ±12.5V$ Differential	±15V ±15V	100 50	240 150		$M\Omega$ $k\Omega$
C_{IN}	Input Capacitance		±15V		4		pF
V_{CM}	Input Voltage Range (Positive)	Guaranteed by CMRR	±15V ±5V	12.5 2.5	13.5 3.6		V V
	Input Voltage Range (Negative)	Guaranteed by CMRR	±15V ±5V		−14.3 −4.4	−12.5 −2.5	V V
CMRR	Common Mode Rejection Ratio	$V_{CM} = ±12.5V$ $V_{CM} = ±2.5V$	±15V ±5V	96 96	110 112		dB dB
	Minimum Supply Voltage	Guaranteed by PSRR			±2.5	±4.5	V
PSRR	Power Supply Rejection Ratio	$V_S = ±4.5V$ to ±15V		100	112		dB
A_{VOL}	Large-Signal Voltage Gain	$V_{OUT} = ±12.5V$, $R_L = 10k$ $V_{OUT} = ±12.5V$, $R_L = 2k$ $V_{OUT} = ±2.5V$, $R_L = 10k$ $V_{OUT} = ±2.5V$, $R_L = 2k$	±15V ±15V ±5V ±5V	300 300 200 200	2000 2000 8000 8000		V/mV V/mV V/mV V/mV
V_{OUT}	Maximum Output Swing	$R_L = 10k$, 1mV Overdrive $R_L = 2k$, 1mV Overdrive $R_L = 10k$, 1mV Overdrive $R_L = 2k$, 1mV Overdrive	±15V ±15V ±5V ±5V	±13.0 ±12.8 ±3.0 ±2.8	±13.6 ±13.5 ±3.7 ±3.6		V V V V
I_{OUT}	Maximum Output Current	$V_{OUT} = ±12.5V$, 1mV Overdrive $V_{OUT} = ±2.5V$, 1mV Overdrive	±15V ±5V	±15 ±15	±22 ±22		mA mA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0V$, 0.2V Overdrive (Note 3)	±15V	±25	±40		mA
SR	Slew Rate	$R_L = 2k$ (Note 6)	±15V ±5V	20 15	30 22		V/μs V/μs
FPBW	Full-Power Bandwidth	10V Peak, (Note 7) 3V Peak, (Note 7)	±15V ±5V		475 1160		kHz kHz
GBW	Gain Bandwidth Product	f = 100kHz, $R_L = 2k$	±15V ±5V	140 130	200 190		MHz MHz
t_S	Settling Time	10V Step, 0.01%, $A_V = −1$ 10V Step, 150μV, $A_V = −1$	±15V ±15V		650 800		ns ns
R_{OUT}	Output Resistance	$A_V = −1$, f = 100kHz	±15V		0.02		Ω
	Channel Separation	$V_{OUT} = ±12.5V$, $R_L = 2k$ $V_{OUT} = ±2.5V$, $R_L = 2k$	±15V ±5V	100 100	130 130		dB dB
I_S	Supply Current	Per Amplifier	±15V ±5V		4.1 3.8	5.2 5	mA mA
ΔV_{OS}	Input Offset Voltage Match		±15V ±5V		30 50	225 350	μV μV
ΔI_B-	Inverting Input Bias Current Match		±5V to ±15V		2	18	nA
ΔI_B+	Noninverting Input Bias Current Match		±5V to ±15V		5	78	nA
ΔCMRR	Common Mode Rejection Match	$V_{CM} = ±12.5V$ (Note 9) $V_{CM} = ±2.5V$ (Note 9)	±15V ±5V	93 93	113 115		dB dB
ΔPSRR	Power Supply Rejection Match	$V_S = ±4.5V$ to ±15V (Note 9)			97	115		dB

14692f

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, 0°C ≤ T_A ≤ 70°C. V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}		MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	S8 Package	±15V ±5V	● ●			350 350	µV µV
		LT1469A, DF Package	±15V ±5V	● ●			225 275	µV µV
		LT1469, DF Package	±15V ±5V	● ●			450 450	µV µV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	(Note 8)	±15V ±5V	● ●		1 1	5 3	µV/°C µV/°C
I_{OS}	Input Offset Current		±5V to ±15V	●			±80	nA
$\Delta I_{OS}/\Delta T$	Input Offset Current Drift	(Note 8)	±5V to ±15V	●		60		pA/°C
I_B-	Inverting Input Bias Current		±5V to ±15V	●			±20	nA
$\Delta I_B-/\Delta T$	Inverting Input Bias Current Drift	(Note 8)	±5V to ±15V	●		40		pA/°C
I_B+	Noninverting Input Bias Current		±5V to ±15V	●			±60	nA
V_{CM}	Input Voltage Range (Positive)	Guaranteed by CMRR	±15V ±5V	● ●	12.5 2.5			V V
	Input Voltage Range (Negative)	Guaranteed by CMRR	±15V ±5V	● ●			−12.5 −2.5	V V
CMRR	Common Mode Rejection Ratio	V_{CM} = ±12.5V	±15V	●	94			dB
		V_{CM} = ±2.5V	±5V	●	94			dB
	Minimum Supply Voltage	Guaranteed by PSRR		●			±4.5	V
PSRR	Power Supply Rejection Ratio	V_S = ±4.5V to ±15V		●	95			dB
A_{VOL}	Large-Signal Voltage Gain	V_{OUT} = ±12.5V, R_L = 10k V_{OUT} = ±12.5V, R_L = 2k V_{OUT} = ±2.5V, R_L = 10k V_{OUT} = ±2.5V, R_L = 2k	±15V ±15V ±5V ±5V	● ● ● ●	100 100 100 100			V/mV V/mV V/mV V/mV
V_{OUT}	Maximum Output Swing	R_L = 10k, 1mV Overdrive R_L = 2k, 1mV Overdrive R_L = 10k, 1mV Overdrive R_L = 2k, 1mV Overdrive	±15V ±15V ±5V ±5V	● ● ● ●	±12.9 ±12.7 ±2.9 ±2.7			V V V V
I_{OUT}	Maximum Output Current	V_{OUT} = ±12.5V, 1mV Overdrive V_{OUT} = ±2.5V, 1mV Overdrive	±15V ±5V	● ●	±12.5 ±12.5			mA mA
I_{SC}	Output Short-Circuit Current	V_{OUT} = 0V, 0.2V Overdrive (Note 3)	±15V	●	±17			mA
SR	Slew Rate	R_L = 2k (Note 6)	±15V ±5V	● ●	18 13			V/µs V/µs
GBW	Gain Bandwidth Product	f = 100kHz, R_L = 2k	±15V ±5V	● ●	130 120	200 190		MHz MHz
	Channel Separation	V_{OUT} = ±12.5V, R_L = 2k V_{OUT} = ±2.5V, R_L = 2k	±15V ±5V	● ●	98 98			dB dB
I_S	Supply Current	Per Amplifier	±15V ±5V	● ●			6.5 6.3	mA mA
ΔV_{OS}	Input Offset Voltage Match		±15V ±5V	● ●			600 600	µV µV
ΔI_B-	Inverting Input Bias Current Match		±5V to ±15V	●			38	nA
ΔI_B+	Noninverting Input Bias Current Match		±5V to ±15V	●			118	nA
ΔCMRR	Common Mode Rejection Match	V_{CM} = ±12.5V (Note 9) V_{CM} = ±2.5V (Note 9)	±15V ±5V	● ●	91 91			dB dB
ΔPSRR	Power Supply Rejection Match	V_S = ±4.5V to ±15V (Note 9)		●	92			dB

14692f

4

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, –40°C ≤ T_A ≤ 85°C, V_{CM} = 0V unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}		MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	S8 Package	±15V ±5V	● ●			500 500	µV µV
		LT1469A, DF Package	±15V ±5V	● ●			300 350	µV µV
		LT1469, DF Package	±15V ±5V	● ●			600 600	µV µV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	(Note 8)	±15V ±5V	● ●	1 1	6 5		µV/°C µV/°C
I_{OS}	Input Offset Current		±5V to ±15V	●			±120	nA
$\Delta I_{OS}/\Delta T$	Input Offset Current Drift	(Note 8)	±5V to ±15V	●		120		pA/°C
I_B-	Inverting Input Bias Current		±5V to ±15V	●			±40	nA
$\Delta I_B-/\Delta T$	Inverting Input Bias Current Drift	(Note 8)	±5V to ±15V	●		80		pA/°C
I_B+	Noninverting Input Bias Current		±5V to ±15V	●			±80	nA
V_{CM}	Input Voltage Range (Positive)	Guaranteed by CMRR	±15V ±5V	● ●	12.5 2.5			V V
	Input Voltage Range (Negative)	Guaranteed by CMRR	±15V ±5V	● ●			−12.5 −2.5	V V
CMRR	Common Mode Rejection Ratio	V_{CM} = ±12.5V V_{CM} = ±2.5V	±15V ±5V	● ●	92 92		±4.5	dB dB
	Minimum Supply Voltage	Guaranteed by PSRR		●				V
PSRR	Power Supply Rejection Ratio	V_S = ±4.5V to ±15V		●	93			dB
A_{VOL}	Large-Signal Voltage Gain	V_{OUT} = ±12.5V, R_L = 10k V_{OUT} = ±12.5V, R_L = 2k V_{OUT} = ±2.5V, R_L = 10k V_{OUT} = ±2.5V, R_L = 2k	±15V ±15V ±5V ±5V	● ● ● ●	75 75 75 75			V/mV V/mV V/mV V/mV
V_{OUT}	Maximum Output Swing	R_L = 10k, 1mV Overdrive R_L = 2k, 1mV Overdrive R_L = 10k, 1mV Overdrive R_L = 2k, 1mV Overdrive	±15V ±15V ±5V ±5V	● ● ● ●	±12.8 ±12.6 ±2.8 ±2.6			V V V V
I_{OUT}	Maximum Output Current	V_{OUT} = ±12.5V, 1mV Overdrive V_{OUT} = ±2.5V, 1mV Overdrive	±15V ±5V	● ●	±7 ±7			mA mA
I_{SC}	Output Short-Circuit Current	V_{OUT} = 0V, 0.2V Overdrive (Note 3)	±15V	●	±12			mA
SR	Slew Rate	R_L = 2k (Note 6)	±15V ±5V	● ●	15 11			V/µs V/µs
GBW	Gain Bandwidth Product	f = 100kHz, R_L = 2k	±15V ±5V	● ●	110 100	200 190		MHz MHz
	Channel Separation	V_{OUT} = ±12.5V, R_L = 2k V_{OUT} = ±2.5V, R_L = 2k	±15V ±5V	● ●	96 96			dB dB
I_S	Supply Current	Per Amplifier	±15V ±5V	● ●			7 6.8	mA mA
ΔV_{OS}	Input Offset Voltage Match		±15V ±5V	● ●			800 800	µV µV
ΔI_B-	Inverting Input Bias Current Match		±5V to ±15V	●			78	nA
ΔI_B+	Noninverting Input Bias Current Match		±5V to ±15V	●			158	nA
$\Delta CMRR$	Common Mode Rejection Match	V_{CM} = ±12.5V (Note 9) V_{CM} = ±2.5V (Note 9)	±15V ±5V	● ●	89 89			dB dB
$\Delta PSRR$	Power Supply Rejection Match	V_S = ±4.5V to ±15V (Note 9)		●	90			dB

14692f

5

ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The inputs are protected by back-to-back diodes and two 100Ω series resistors. If the differential input voltage exceeds 0.7V, the input current should be limited to less than 10mA. Input voltages outside the supplies will be clamped by ESD protection devices and input currents should also be limited to less than 10mA.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 4: The LT1469C-2 and LT1469I-2 are guaranteed functional over the operating temperature range of –40°C to 85°C.

Note 5: The LT1469C-2 is guaranteed to meet specified performance from 0°C to 70°C and is designed, characterized and expected to meet specified performance from –40°C to 85°C but is not tested or QA sampled at these temperatures. The LT1469I-2 is guaranteed to meet specified performance from –40°C to 85°C.

Note 6: Slew rate is measured between ±8V on the output with ±12V swing for ±15V supplies and ±2V on the output with ±3V swing for ±5V supplies. Tested in $A_V = –10$

Note 7: Full-power bandwidth is calculated from the slew rate. $FPBW = SR/2\pi V_P$.

Note 8: This parameter is not 100% tested.

Note 9: ΔCMRR and ΔPSRR are defined as follows: 1) CMRR and PSRR are measured in µV/V on each amplifier; 2) the difference between the two sides is calculated in µV/V; 3) the result is converted to dB.

TYPICAL PERFORMANCE CHARACTERISTICS

Distribution of Input Offset Voltage

14692 G01

Distribution of Inverting Input Bias Current

14692 G02

Supply Current vs Supply Voltage and Temperature

14692 G03

Input Noise Spectral Density

14692 G04

0.1Hz to 10Hz Voltage Noise

14692 G05

Total Noise vs Unmatched Source Resistance

14692 G06

14692f

TYPICAL PERFORMANCE CHARACTERISTICS

LT1469-2

Input Bias Current vs Temperature

14692 G07

Input Bias Current vs Input Common Mode Voltage

14692 G08

Input Common Mode Range vs Supply Voltage

14692 G09

**Output Voltage Swing vs Supply Voltage**

14692 G10

**Output Voltage Swing vs Load Current**

14692 G11

Output Short-Circuit Current vs Temperature

14692 G12

Open-Loop Gain vs Resistive Load

14692 G13

Open-Loop Gain vs Temperature

14692 G14

Warm-Up Drift vs Time

14692 G15

14692f

7

TYPICAL PERFORMANCE CHARACTERISTICS

Open-Loop Gain and Phase vs Frequency

14692 G16

Gain vs Frequency, $A_V = -1$

$T_A = 25°C$
$A_V = -1$
$R_F = R_G = 2k$
$C_F = 6.8pF$
$R_L = 500Ω$

14692 G17

Output Impedance vs Frequency

$V_S = ±15V$
$T_A = 25°C$

14692 G18

Undistorted Output Swing vs Frequency, $V_S = ±15V$

$V_S = ±15V$
$T_A = 25°C$
$R_L = 2k$
THD<1%

14692 G19

Undistorted Output Swing vs Frequency, $V_S = ±5V$

$V_S = ±5V$
$T_A = 25°C$
$R_L = 2k$
THD<1%

14692 G20

Settling Time vs Output Step, $A_V = -1$

$V_S = ±15V$
$T_A = 25°C$
$R_F = R_G = 2.5k$
$R_L = 2.5k$
INTO DIODES
$C_F = 8pF$

14692 G21

Settling Time vs Output Step, $A_V = 2$

$V_S = ±15V$
$T_A = 25°C$
$R_F = R_G = 1k$
$R_L = 2.5k$ INTO DIODES
$C_F = 22pF$
$R_S = 511Ω//30pF$

14692 G22

Small-Signal Transient, $A_V = -1$

$V_S = ±15V$

20mV/DIV

50ns/DIV

14692 G23

Large-Signal Transient, $A_V = -1$

$V_S = ±15V$
$A_V = -1$
$R_F = R_G = 2k$
$C_L = 22pF$

2V/DIV

200ns/DIV

14692 G24

14692f

APPLICATIONS INFORMATION

Gain of 2 Stable

The LT1469-2 is a decompensated version of the LT1469. The DC precision performance is identical, but the internal compensation capacitors have been reduced to a point where the op amp needs a gain of 2 or greater in order to be stable.

In general, for applications where the gain around the op amp is ≥ 2, the decompensated version should be used, because it will give the best AC performance. In applications where the gain is <2, the unity-gain stable version should be used.

The appropriate way to define the 'gain' is as the inverse of the feedback ratio from output to differential input, including all relevant parasitics. Moreover, as with all feedback loops, the stability of the loop depends on the value of that feedback ratio at frequencies where the total loop-gain would cross unity. Therefore, it is possible to have circuits in which the gain at DC is lower than the gain at high frequency, and these circuits can be stable even with a non unity-gain stable op amp. An example is many current-output DAC buffer applications.

Layout and Passive Components

The LT1469 requires attention to detail in board layout in order to maximize DC and AC performance. For best AC results (for example, fast settling time) use a ground plane, short lead lengths and RF quality bypass capacitors (0.01µF to 0.1µF) in parallel with low ESR bypass capacitors (1µF to 10µF tantalum). For best DC performance, use "star" grounding techniques, equalize input trace lengths and minimize leakage (e.g., 1.5GΩ of leakage between an

input and a 15V supply will generate 10nA—equal to the maximum I_B- specification).

Board leakage can be minimized by encircling the input circuitry with a guard ring operated at a potential close to that of the inputs: for inverting configurations tie the ring to ground, in noninverting connections tie the ring to the inverting input (note the input capacitance will increase which may require a compensating capacitor as discussed below).

Microvolt level error voltages can also be generated in the external circuitry. Thermocouple effects caused by temperature gradients across dissimilar metals at the contacts to the inputs can exceed the inherent drift of the amplifier. Air currents over device leads should be minimized, package leads should be short and the two input leads should be as close together as possible and maintained at the same temperature.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or even oscillations. A feedback capacitor of value C_F = $R_G \cdot C_{IN}/R_F$ may be used to cancel the input pole and optimize dynamic performance. For applications where the DC noise gain is one, and a large feedback resistor is used, C_F should be less than or equal to one half of C_{IN}. An example would be a DAC I-to-V converter as shown on the front page of the data sheet where the DAC can have many tens of picofarads of output capacitance.

**Figure 1. Nulling Input Capacitance**

Figure 2. Input Stage Protection

APPLICATIONS INFORMATION

Input Considerations

Each input of the LT1469 is protected with a 100Ω series resistor and back-to-back diodes across the bases of the input devices. If large differential input voltages are anticipated, limit the input current to less than 10mA with an external series resistor. Each input also has two ESD clamp diodes—one to each supply. If an input is driven beyond the supply, limit the current with an external resistor to less than 10mA.

The LT1469 employs bias current cancellation at the inputs. The inverting input current is trimmed at zero common mode voltage to minimize errors in inverting applications such as I-to-V converters. The noninverting input current is not trimmed and has a wider variation and therefore a larger maximum value. As the input offset current can be greater than either input current, the use of balanced source resistance is NOT recommended as it actually degrades DC accuracy and also increases noise.

The input bias currents vary with common mode voltage. The cancellation circuitry was not designed to track this common mode voltage because the settling time would have been adversely affected.

The LT1469 inputs can be driven to the negative supply and to within 0.5V of the positive supply without phase reversal. As the input moves closer than 0.5V to the positive supply, the output reverses phase.

Total Input Noise

The total input noise of the LT1469 is optimized for a source resistance between 1k and 20k. Within this range, the total input noise is dominated by the noise of the source resistance itself. When the source resistance is below 1k, voltage noise of the amplifier dominates. When the source resistance is above 20k, the input noise current is the dominant contributor.

SIMPLIFIED SCHEMATIC

14692f

PACKAGE DESCRIPTION

S8 Package
8-Lead Plastic Small Outline (Narrow 0.150)
(Reference LTC DWG # 05-08-1610)

.050 BSC

.045 ±.005

.245 MIN

.160 ±.005

.030 ±.005 TYP

RECOMMENDED SOLDER PAD LAYOUT

.189 – .197
(4.801 – 5.004)
NOTE 3

8 7 6 5

.228 – .244
(5.791 – 6.197)

.150 – .157
(3.810 – 3.988)
NOTE 3

1 2 3 4

.010 – .020
(0.254 – 0.508) × 45°

.008 – .010
(0.203 – 0.254)

0° – 8° TYP

.016 – .050
(0.406 – 1.270)

.053 – .069
(1.346 – 1.752)

.004 – .010
(0.101 – 0.254)

.014 – .019
(0.355 – 0.483)
TYP

.050
(1.270)
BSC

NOTE:
1. DIMENSIONS IN $\frac{\text{INCHES}}{\text{(MILLIMETERS)}}$
2. DRAWING NOT TO SCALE
3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
   MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

SO8 0303

DF Package
12-Lead Plastic DFN (4mm × 4mm)
(Reference LTC DWG # 05-08-1773 Rev Ø)

2.50 REF

0.70 ±0.05

4.50 ± 0.05

3.38 ±0.05
2.65 ± 0.05

3.10 ± 0.05

PACKAGE OUTLINE

0.25 ±0.05
0.50 BSC

RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED

4.00 ± 0.10
(4 SIDES)

PIN 1
TOP MARK
(NOTE 6)

0.200 REF

0.75 ± 0.05

0.00 – 0.05

2.50 REF

7   12

0.40 ± 0.10

3.38 ±0.10
2.65 ± 0.10

6
R = 0.115
TYP

1

0.25 ± 0.05

0.50 BSC

PIN 1 NOTCH
R = 0.20 TYP OR
0.35 × 45°
CHAMFER

(DF12) DFN 0806 REV Ø

BOTTOM VIEW—EXPOSED PAD

NOTE:
1. DRAWING IS PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220
   VARIATION (WGGD-X)—TO BE APPROVED
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
   MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
   ON THE TOP AND BOTTOM OF PACKAGE

14692f