

LT1792

Low Noise, Precision, JFET Input Op Amp

- **100% Tested Low Voltage Noise: 6nV/**√**Hz Max**
- **A Grade 100% Temperature Tested**
- Voltage Gain: 1.2 Million Min
- Offset Voltage Over Temp: 800µV Max
- Gain-Bandwidth Product: 5.6MHz Typ
- Guaranteed Specifications with $±5V$ Supplies

APPLICATIONS

- Photocurrent Amplifiers
- Hydrophone Amplifiers
- High Sensitivity Piezoelectric Accelerometers
- Low Voltage and Current Noise Instrumentation Amplifier Front Ends
- Two and Three Op Amp Instrumentation Amplifiers
- Active Filters

FEATURES DESCRIPTIO ^U

The LT® 1792 achieves a new standard of excellence in noise performance for a JFET op amp. The $4.2nV/\sqrt{Hz}$ voltage noise combined with low current noise and picoampere bias currents make the LT1792 an ideal choice for amplifying low level signals from high impedance capacitive transducers.

The LT1792 is unconditionally stable for gains of 1 or more, even with load capacitances up to 1000pF. Other key features are 600 μ V V_{OS} and a voltage gain of over 4 million. Each individual amplifier is 100% tested for voltage noise, slew rate and gain bandwidth.

The design of the LT1792 has been optimized to achieve true precision performance with an industry standard pinout in the SO-8 package. Specifications are also provided for ±5V supplies.

 $\overline{\mathcal{L}\mathcal{I}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION

Low Noise Hydrophone Amplifier with DC Servo

DC OUTPUT \leq 2.5mV FOR T_A < 70 $^{\circ}$ C₂ OUTPUT VOLTAGE NOISE = 128nV/√Hz AT 1kHz (GAIN = 20)
C1 ≈ C_T ≈ 100pF TO 5000pF; R4C2 > R8C_T; *OPTIONAL

1kHz Input Noise Voltage Distribution

1

ABSOLUTE MAXIMUM RATINGS (Note 1)

PACKAGE/ORDER INFORMATION

Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ$ C, $V_S = \pm 15V$, $V_{CM} = 0V$, unless otherwise noted. (Note 9)

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ \text{C}$, $V_S = \pm 15 \text{V}$, $V_{\text{CM}} = 0 \text{V}$, unless otherwise noted.

The ● **denotes specifications which apply over the temperature range 0**°**C** ≤ **TA** ≤ **70**°**C. VS =** ±**15V, VCM = 0V, unless otherwise noted. (Note 9)**

ELECTRICAL C C HARA TERISTICS The ● **denotes specifications which apply over the temperature range**

– 40°**C** ≤ **TA** ≤ **85**°**C. VS =** ±**15V, VCM = 0V, unless otherwise noted. (Notes 8, 9)**

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers.

Note 3: Warmed-up I_B and I_{OS} readings are extrapolated to a chip temperature of 32°C from 25°C measurements and 32°C characterization data.

Note 4: Current noise is calculated from the formula:

 $i_n = (2qI_B)^{1/2}$

where $q = 1.6 \cdot 10^{-19}$ coulomb. The noise of source resistors up to 200M swamps the contribution of current noise.

Note 5: Input voltage range functionality is assured by testing offset voltage at the input voltage range limits to a maximum of 2.3mV (A grade), to 2.8mV (C grade).

Note 6: This parameter is not 100% tested.

Note 7: Slew rate is measured in $A_V = -1$; input signal is $\pm 7.5V$, output measured at $\pm 2.5V$.

Note 8: The LT1792AC and LT1792C are guaranteed to meet specified performance from 0°C to 70°C and are designed, characterized and expected to meet these extended temperature limits, but are not tested at –40°C and 85°C. The LT1792I is guaranteed to meet the extended temperature limits. The LT1792AC and LT1792AI grade are 100% temperature tested for the specified temperature range.

Note 9: The LT1792 is measured in an automated tester in less than one second after application of power. Depending on the package used, power dissipation, heat sinking, and air flow conditions, the fully warmed-up chip temperature can be 10°C to 50°C higher than the ambient temperature.

C C HARA TERISTICS U W TYPICAL PERFOR A CE

IB

IOS

100 125

1792 G04

Common Mode Limit vs Temperature

Power Supply Rejection Ratio

Voltage Gain vs Frequency

10k

40

60

20

 $\mathbf{0}$

FREQUENCY (Hz)

1792 G06

1k 100k 1M 10M

C C HARA TERISTICS U W TYPICAL PERFOR A CE

Small-Signal Transient Response

Large-Signal Transient Response

Slew Rate and Gain-Bandwidth Product vs Temperature

THD and Noise vs Frequency for Inverting Gain

1792 G12

Output Voltage Swing

Capacitive Load Handling

Warm-Up Drift 90 $V_S = \pm 15V$ $T_{\text{A}} = 25^{\circ} \text{C}$ CHANGE IN OFFSET VOLTAGE (µV) CHANGE IN OFFSET VOLTAGE (µV) 75 SO-8 PACKAGE 60 45 N8 PACKAGE 30 15 0 0 5 6 1 234 TIME AFTER POWER ON (MINUTES) 1792 G15

THD and Noise vs Frequency for Noninverting Gain

C C HARA TERISTICS U W TYPICAL PERFOR A CE

APPLICATIONS INFORMATION

The LT1792 may be inserted directly into OPA124, AD743, AD745, AD645, AD544 and AD820 sockets with improved noise performance. Offset nulling will be compatible with these devices with the wiper of the potentiometer tied to the negative supply (Figure 1a). No appreciable change in offset voltage drift with temperature will occur when the device is nulled with a potentiometer ranging from 10k to 200k. Finer adjustments can be made with resistors in series with the potentiometer (Figure 1b).

Being a low voltage noise JFET op amp, the LT1792 can replace many bipolar op amps that are used in amplifying low level signals from high impedance transducers. The

1792 G21

U A S O PPLICATI ^W ^U ^U I FOR ATIO

best bipolar op amps, with higher current noise, will eventually lose out to the LT1792 when transducer impedance increases. The low voltage noise of the LT1792 allows it to surpass most single JFET op amps available. For the best performance versus area available anywhere, the LT1792 is offered in the SO-8 surface mount package with no degradation in performance.

The low voltage and current noise offered by the LT1792 makes it useful in a wide range of applications, especially where high impedance, capacitive transducers are used such as hydrophones, precision accelerometers and photo diodes. The total output noise in such a system is the gain times the RMS sum of the op amp input referred voltage noise, the thermal noise of the transducer, and the op amp bias current noise times the transducer impedance. Figure 2 shows total input voltage noise versus source resistance. In a low source resistance (<5k) application the op amp voltage noise will dominate the total noise. This means the LT1792 will beat out any JFET op amp, only the lowest noise bipolar op amps have the edge at low source resistances. As the source resistance increases from 5k to 50k, the LT1792 will match the best bipolar op amps for noise performance, since the thermal noise of the transducer (4kTR) begins to dominate the total noise. A further increase in source resistance, above 50k, is where the op amp's current noise component ($2qI_B$ R_{TRANS}) will eventually dominate the total noise. At these high source resistances, the LT1792 will out perform the lowest noise bipolar op amp due to the inherently low

Figure 2. Comparison of LT1792 and LT1007 Total Output 1kHz Voltage Noise Versus Source Resistance

current noise of FET input op amps. Clearly, the LT1792 will extend the range of high impedance transducers that can be used for high signal-to-noise ratios. This makes the LT1792 the best choice for high impedance, capacitive transducers.

The high input impedance JFET front end makes the LT1792 suitable in applications where very high charge sensitivity is required. Figure 3 illustrates the LT1792 in its inverting and noninverting modes of operation. A charge amplifier is shown in the inverting mode example; here the gain depends on the principal of charge conservation at

U A S O PPLICATI ^W ^U ^U I FOR ATIO

the input of the LT1792. The charge across the transducer capacitance, $C_{\rm S}$, is transferred to the feedback capacitor C_F , resulting in a change in voltage, dV, equal to dQ/ C_F . The gain therefore is C_F/C_S . For unity gain, the C_F should equal the transducer capacitance plus the input capacitance of the LT1792 and R_F should equal R_S . In the noninverting mode example, the transducer current is converted to a change in voltage by the transducer capacitance; this voltage is then buffered by the LT1792 with a gain of 1 + R1/R2. A DC path is provided by R_s , which is either the transducer impedance or an external resistor. Since R_S is usually several orders of magnitude greater than the parallel combination of R1 and R2, R_B is added to balance the DC offset caused by the noninverting input bias current and R_S . The input bias currents, although small at room temperature, can create significant errors at higher temperature, especially with transducer resistances of up to 100M or more. The optimum value for R_S is determined by equating the thermal noise $(4kTR_S)$ to the current noise times R_S , $[(2qI_B) \cdot R_S]$, resulting in $R_B = 2V_T/I_B$ (V_T = 26mV at 25°C). A parallel capacitor, C_B, is used to cancel the phase shift caused by the op amp input capacitance and R_B .

Reduced Power Supply Operation

The LT1792 can be operated from \pm 5V supplies for lower power dissipation resulting in lower I_B and noise at the expense of reduced dynamic range. To illustrate this benefit, let's take the following example:

An LT1792CS8 operates at an ambient temperature of 25°C with ±15V supplies, dissipating 159mW of power (typical supply current = 5.3mA). The SO-8 package has a θ JA of 190 \degree C/W, which results in a die temperature increase of 30.2°C or a room temperature die operating temperature of 55.2°C. At ±5V supplies, the die temperature increases by only one third of the previous amount or 10.1°C resulting in a typical die operating temperature of only 35.1°C. A 20 degree reduction of die temperature is achieved at the expense of a 20V reduction in dynamic range.

To take full advantage of a wide input common mode range, the LT1792 was designed to eliminate phase reversal. Referring to the photographs shown in Figure 4, the LT1792 is shown operating in the follower mode $(A_V = 1)$ at \pm 5V supplies with the input swinging \pm 5.2V. The output of the LT1792 clips cleanly and recovers with no phase reversal. This has the benefit of preventing lock-up in servo systems and minimizing distortion components.

High Speed Operation

The low noise performance of the LT1792 was achieved by making the input JFET differential pair large to maximize the first stage gain. Increasing the JFET geometry

INPUT: ±**5.2V Sine Wave LT1792 Output**

Figure 4. Voltage Follower with Input Exceeding the Common Mode Range ($V_S = \pm 5V$)

U A S O PPLICATI ^W ^U ^U I FOR ATIO

also increases the parasitic gate capacitance, which if left unchecked, can result in increased overshoot and ringing. When the feedback around the op amp is resistive (R_F) , a pole will be created with R_F , the source resistance and capacitance (R_S, C_S) , and the amplifier input capacitance (C_{IN} = 27pF). In low gain configurations and with R_S and R_F in the kilohm range (Figure 5), this pole can create excess phase shift and even oscillation. A small capacitor (C_F) in parallel with R_F eliminates this problem. With $R_S(C_S + C_{IN}) = R_F C_F$, the effect of the feedback pole is completely removed. **Figure 5**

U A S O TYPICAL PPLICATI

Accelerometer Amplifier with DC Servo

10Hz Fourth Order Chebyshev Lowpass Filter (0.01dB Ripple)

U A S O TYPICAL PPLICATI

Low Noise Light Sensor with DC Servo

Paralleling Amplifiers to Reduce Voltage Noise

