

Low Noise, Picoampere Bias Current, JFET Input Op Amp

FEATURES

Input Bias Current, Warmed Up: 10pA Max

■ 100% Tested Low Voltage Noise: 8nV/√Hz Max

A Grade 100% Temperature Tested

Offset Voltage Over Temp: 1mV Max

■ Input Resistance: $10^{13}\Omega$

Very Low Input Capacitance: 1.5pF

Voltage Gain: 1 Million Min

Gain-Bandwidth Product: 4.2MHz Typ

Guaranteed Specifications with ±5V Supplies

APPLICATIONS

- Photocurrent Amplifiers
- Hydrophone Amplifiers
- High Sensitivity Piezoelectric Accelerometers
- Low Voltage and Current Noise Instrumentation Amplifier Front Ends
- Two and Three Op Amp Instrumentation Amplifiers
- Active Filters

17, LTC and LT are registered trademarks of Linear Technology Corporation.

DESCRIPTION


The LT®1793 achieves a new standard of excellence in noise performance for a JFET op amp. For the first time low voltage noise (6nV/ $\sqrt{\text{Hz}}$) is simultaneously offered with extremely low current noise (0.8fA/ $\sqrt{\text{Hz}}$), providing the lowest total noise for high impedance transducer applications. Unlike most JFET op amps, the very low input bias current (3pA typ) is maintained over the entire common mode range which results in an extremely high input resistance (10¹³ Ω). When combined with a very low input capacitance (1.5pF) an extremely high input impedance results, making the LT1793 the first choice for amplifying low level signals from high impedance transducers. The low input capacitance also assures high gain linearity when buffering AC signals from high impedance transducers.

The LT1793 is unconditionally stable for gains of 1 or more, even with 1000pF capacitive loads. Other key features are $250\mu V~V_{OS}$ and a voltage gain over 4 million. Each individual amplifier is 100% tested for voltage noise, slew rate $(3.4V/\mu s)$ and gain-bandwidth product (4.2MHz).


Specifications at $\pm 5\text{V}$ supply operation are also provided. For an even lower voltage noise please see the LT1792 data sheet.

TYPICAL APPLICATION

Low Noise Light Sensor with DC Servo



1kHz Output Voltage Noise Density vs Source Resistance




ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	±20V
Differential Input Voltage	±40V
Input Voltage (Equal to Supply Voltage).	±20V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	-40°C to 85°C

Specified Temperature Range	
Commercial (Note 8) – 40	°C to 85°C
Industrial –40	°C to 85°C
Storage Temperature Range65°	C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$, $V_{CM} = 0V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 2)	LT1793AC/LT1793AI Min typ max			LT1793C/LT1793I Min typ max			UNITS
V _{0S}	Input Offset Voltage	V _S = ±5V		0.25 0.45	0.8 1.4		0.25 0.45	0.9 1.6	mV mV
I _{OS}	Input Offset Current	Warmed Up (Note 3) T _J = 25°C (Note 6)		1.5 0.5	7 2		2.5 0.7	15 4	pA pA
I _B	Input Bias Current	Warmed Up (Note 3) T _J = 25°C (Note 6)		3 1	10 3		4.0 1.5	20 5	pA pA
e _n	Input Noise Voltage	0.1Hz to 10Hz		2.4			2.4		μV _{P-P}
	Input Noise Voltage Density	f ₀ = 10Hz f ₀ = 1000Hz		11.5 6	8		11.5 6	8	nV/√Hz nV/√Hz
in	Input Noise Current Density	$f_0 = 10$ Hz, $f_0 = 1$ kHz (Note 4)		0.8			1		fA/√Hz
R _{IN}	Input Resistance Differential Mode Common Mode	V _{CM} = -10V to 13V		10 ¹⁴ 10 ¹³			10 ¹⁴ 10 ¹³		Ω
C _{IN}	Input Capacitance	V _S = ±5V		1.5 2.0			1.5 2.0		pF pF
V _{CM}	Input Voltage Range (Note 5)		13.0 -10.5	13.5 -11.0		13.0 -10.5	13.5 -11.0		V
CMRR	Common Mode Rejection Ratio	V _{CM} = -10V to 13V	83	102		81	96		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 V \text{ to } \pm 20 V$	85	98		83	95		dB



ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$, $V_{CM} = 0V$, unless otherwise noted.

			LT17	93AC/LT1	793AI	LT1793C/LT1793I				
SYMBOL	PARAMETER	CONDITIONS (Note 2)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 12V, R_L = 10k$ $V_0 = \pm 10V, R_L = 1k$	1000 500	4500 3500		900 400	4400 3000		V/mV V/mV	
V _{OUT}	Output Voltage Swing	R _L = 10k R _L = 1k	±13.0 ±12.0	±13.2 ±12.3		±13.0 ±12.0	±13.2 ±12.3		V	
SR	Slew Rate	R _L ≥ 2k (Note 7)	2.3	3.4		2.3	3.4		V/µs	
GBW	Gain-Bandwidth Product	f ₀ = 100kHz	2.5	4.2		2.5	4.2		MHz	
Is	Supply Current	V _S = ±5V		4.2 4.2	5.20 5.15		4.2 4.2	5.20 5.15	mA mA	
	Offset Voltage Adjustment Range	R _{POT} (to V _{EE}) = 10k		13			13		mV	

The ullet denotes specifications which apply over the temperature range $0^{\circ}C \leq T_A \leq 70^{\circ}C$, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = \pm 15V$, $V_{CM} = 0V$, unless otherwise noted. (Note 9)

SYMBOL	PARAMETER	CONDITIONS (Note 2)		LT1793AC Min Typ Max			MIN	LIMITO		
		CONDITIONS (Note 2)		IVIIIV			IVIIIV	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_S = \pm 5V$	•		0.50 0.75	1.0 1.6		1.0 1.6	3.5 4.2	mV mV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift	(Note 6)	•		5	13		8	50	μV/°C
I _{OS}	Input Offset Current		•		15	100		20	130	pA
I _B	Input Bias Current		•		130	400		150	500	pA
V _{CM}	Input Voltage Range (Note 5)		•	12.9 -10.0	13.4 -10.8		12.9 -10.0	13.4 -10.8		V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -10V \text{ to } 12.9V$	•	79	100		77	95		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 V \text{ to } \pm 20 V$	•	83	97		81	94		dB
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 12V, R_L = 10k$ $V_0 = \pm 10V, R_L = 1k$	•	900 500	3600 2600		800 400	3400 2400		V/mV V/mV
V _{OUT}	Output Voltage Swing	R _L = 10k R _L = 1k	•	±12.9 ±11.9	±13.2 ±12.15		±12.9 ±11.9	±13.2 ±12.15		V
SR	Slew Rate	$R_L \ge 2k \text{ (Note 7)}$	•	2.2	3.3		2.2	3.3		V/µs
GBW	Gain-Bandwidth Product	f ₀ = 100kHz	•	2.2	3.3		2.2	3.3		MHz
Is	Supply Current	$V_S = \pm 5V$	•		4.2 4.2	5.30 5.25		4.2 4.2	5.30 5.25	mA mA



ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the temperature range $-40^{\circ}C \le T_A \le 85^{\circ}C$. $V_S = \pm 15V$, $V_{CM} = 0V$, unless otherwise noted. (Notes 8, 9)

SYMBOL	PARAMETER	CONDITIONS (Note 2)		LT1793AC/LT1793AI Min typ max			LT1	UNITS		
V _{OS}	Input Offset Voltage	$V_S = \pm 5V$	•	IWIIN	0.65 1.00	1.3 1.9	WIIN	1.6 2.0	4.8 5.5	mV mV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift	(Note 6)	•		5	13		9	50	μV/°C
I _{OS}	Input Offset Current		•		80	300		100	400	рА
I _B	Input Bias Current		•		700	2400		800	3000	рА
V _{CM}	Input Voltage Range (Note 5)		•	12.6 -10.0	13.0 -10.5		12.6 -10.0	13.0 -10.5		V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -10V \text{ to } 12.6V$	•	78	99		76	94		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 \text{V to } \pm 20 \text{V}$	•	81	96		79	93		dB
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 12V, R_L = 10k$ $V_0 = \pm 10V, R_L = 1k$	•	850 400	3300 2200		750 300	3000 2000		V/mV V/mV
V _{OUT}	Output Voltage Swing	R _L = 10k R _L = 1k	•	±12.8 ±11.8	±13.1 ±12.1		±12.8 ±11.8	±13.1 ±12.1		V
SR	Slew Rate	$R_L \ge 2k$	•	2.1	3.2		2.1	3.2		V/µs
GBW	Gain-Bandwidth Product	f ₀ = 100kHz	•	2	3.1		2	3.1		MHz
Is	Supply Current	V _S = ±5V	•		4.2 4.2	5.40 5.35		4.2 4.2	5.40 5.35	mA mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers.

Note 3: I_B and I_{OS} readings are extrapolated to a warmed-up temperature from 25°C measurements and 32°C characterization data.

Note 4: Current noise is calculated from the formula:

$$i_n = (2qI_B)^{1/2}$$

where $q = 1.6 \cdot 10^{-19}$ coulomb. The noise of source resistors up to 200M swamps the contribution of current noise.

Note 5: Input voltage range functionality is assured by testing offset voltage at the input voltage range limits to a maximum of 2.3mV (A grade) to 2.8mV (C grade).

Note 6: This parameter is not 100% tested.

Note 7: Slew rate is measured in $A_V = -1$; input signal is $\pm 7.5 V$, output measured at $\pm 2.5 V$.


Note 8: The LT1793AC and LT1793C are guaranteed to meet specified performance from 0° C to 70° C and are designed, characterized and expected to meet these extended temperature limits, but are not tested at -40° C and 85°C. The LT1793I is guaranteed to meet the extended temperature limits. The LT1793AC and LT1793AI grade are 100% temperature tested for the specified temperature range.

Note 9: The LT1793 is measured in an automated tester in less than one second after application of power. Depending on the package used, power dissipation, heat sinking, and air flow conditions, the fully warmed-up chip temperature can be 10°C to 50°C higher than the ambient temperature.




TYPICAL PERFORMANCE CHARACTERISTICS






1kHz Input Noise Voltage Distribution




Voltage Noise vs Frequency




Voltage Noise vs Chip Temperature


VOLTAGE NOISE (1µV/DIV)




Common Mode Limit vs Temperature




Common Mode Rejection Ratio vs Frequency




Power Supply Rejection Ratio vs Frequency



Voltage Gain vs Frequency




Gain and Phase Shift vs Frequency






TYPICAL PERFORMANCE CHARACTERISTICS


Small-Signal Transient Response




Large-Signal Transient Response



Output Voltage Swing vs Load Current




Capacitive Load Handling




Warm-Up Drift


 $V_S = \pm 15V$




THD and Noise Frequency for Noninverting Gain




THD and Noise vs Frequency for Inverting Gain



THD and Noise vs Output Amplitude for Inverting Gain




THD and Noise vs Output Amplitude for Noninverting Gain







6

TYPICAL PERFORMANCE CHARACTERISTICS







APPLICATIONS INFORMATION

LT1793 vs the Competition

With improved noise performance, the LT1793 in the PDIP directly replaces such JFET op amps as the OPA111 and the AD645. The combination of low current and voltage noise of the LT1793 allows it to surpass most dual and single JFET op amps. The LT1793 can replace many of the lowest noise bipolar amps that are used in amplifying low level signals from high impedance transducers. The best bipolar op amps (with higher current noise) will eventually lose out to the LT1793 when transducer impedance increases.




Figure 1. Comparison of LT1793, OP215, and AD822 Input Bias Current vs Common Mode Range

The extremely high input impedance $(10^{13}\Omega)$ assures that the input bias current is almost constant over the entire common mode range. Figure 1 shows how the LT1793 stands up to the competition. Unlike the competition, as the input voltage is swept across the entire common mode range the input bias current of the LT1793 hardly changes. As a result the current noise does not degrade. This makes the LT1793 the best choice in applications where an amplifier has to buffer signals from a high impedance transducer.

Offset nulling will be compatible with these devices with the wiper of the potentiometer tied to the negative supply (Figure 2a). No appreciable change in offset voltage drift




Figure 2



APPLICATIONS INFORMATION

with temperature will occur when the device is nulled with a potentiometer ranging from 10k to 200k. Finer adjustments can be made with resistors in series with the potentiometer (Figure 2b).

Amplifying Signals from High Impedance Transducers

The low voltage and current noise offered by the LT1793 makes it useful in a wide range of applications, especially where high impedance, capacitive transducers are used such as hydrophones, precision accelerometers and photodiodes. The total output noise in such a system is the gain times the RMS sum of the op amp's input referred





Figure 3. Comparison of LT1793 and LT1007 Total Output 1kHz Voltage Noise vs Source Resistance

voltage noise, the thermal noise of the transducer, and the op amp's input bias current noise times the transducer impedance. Figure 3 shows total input voltage noise versus source resistance. In a low source resistance (<5k) application the op amp voltage noise will dominate the total noise. This means the LT1793 is superior to most JFET op amps. Only the lowest noise bipolar op amps have the advantage at low source resistances. As the source resistance increases from 5k to 50k, the LT1793 will match the best bipolar op amps for noise performance, since the thermal noise of the transducer (4kTR) begins to dominate the total noise. A further increase in source resistance, above 50k, is where the op amp's current noise component (2ql_RR²) will eventually dominate the total noise. At these high source resistances, the LT1793 will out perform the lowest noise bipolar op amps due to the inherently low current noise of FET input op amps. Clearly, the LT1793 will extend the range of high impedance transducers that can be used for high signal-to-noise ratios. This makes the LT1793 the best choice for high impedance, capacitive transducers.

Optimization Techniques for Charge Amplifiers

The high input impedance JFET front end makes the LT1793 suitable in applications where very high charge sensitivity is required. Figure 4 illustrates the LT1793 in its inverting and noninverting modes of operation. A charge amplifier is shown in the inverting mode example; the gain depends on the principal of charge conservation at the input of the LT1793. The charge across the transducer capacitance $C_{\rm S}$ is transferred to the feedback capacitor $C_{\rm F}$






Figure 4. Inverting and Noninverting Gain Configurations

APPLICATIONS INFORMATION


resulting in a change in voltage dV, which is equal to dQ/C_F . The gain therefore is C_F/C_S . For unity-gain, the C_F should equal the transducer capacitance plus the input capacitance of the LT1793 and R_F should equal R_S .


In the noninverting mode example, the transducer current is converted to a change in voltage by the transducer capacitance, C_S . This voltage is then buffered by the LT1793 with a gain of 1 + R1/R2. A DC path is provided by R_S , which is either the transducer impedance or an external resistor. Since R_S is usually several orders of magnitude greater than the parallel combination of R1 and R2, R_B is added to balance the DC offset caused by the noninverting input bias current and R_S . The input bias currents, although small at room temperature, can create significant errors at higher temperature, especially with transducer resistances of up to 1000M or more. The optimum value

for R_B is determined by equating the thermal noise (4kTR_S) to the current noise (2qI_B) times R_S^2 . Solving for R_S results in $R_B = R_S = 2V_T/I_B$ ($V_T = 26mV$ at $25^{\circ}C$). A parallel capacitor C_B , is used to cancel the phase shift caused by the op amp input capacitance and R_B .

Reduced Power Supply Operation

To take full advantage of a wide input common mode range, the LT1793 was designed to eliminate phase reversal. Referring to the photographs in Figure 5, the LT1793 is shown operating in the follower mode (A_V = 1) at ± 5 V supplies with the input swinging ± 5.2 V. The output of the LT1793 clips cleanly and recovers with no phase reversal. This has the benefit of preventing lockup in servo systems and minimizing distortion components.





LT1793 Output




Figure 5. Voltage Follower with Input Exceeding the Common Mode Range ($V_S = \pm 5V$)




PACKAGE DESCRIPTION

 $\label{lem:decomposition} \textbf{Dimensions in inches (millimeters) unless otherwise noted.}$

N8 Package 8-Lead PDIP (Narrow 0.300)


(LTC DWG # 05-08-1510)





^{*}THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)







- *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- **DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

S08 0996

