

LT1812

3mA, 100MHz, 750V/µs Operational Amplifier with Shutdown

FEATURES

- ⁿ **100MHz Gain Bandwidth**
- 750V/us Slew Rate
- 3.6mA Maximum Supply Current
- 50µA Supply Current in Shutdown
- 8nV/ \sqrt{Hz} Input Noise Voltage
- Unity-Gain Stable
- 1.5mV Maximum Input Offset Voltage
- **n** 4μA Maximum Input Bias Current
- 400nA Maximum Input Offset Current
- 40mA Minimum Output Current, $V_{\text{OUT}} = \pm 3V$
■ $\pm 3.5V$ Minimum Input CMR. $V_S = \pm 5V$
- $\pm 3.5V$ Minimum Input CMR, $V_S = \pm 5V$
- 30ns Settling Time to 0.1%, 5V Step
- Specified at $±5V$, Single 5V Supplies
- **Dearmallerge** Demperature Range: -40° C to 85 $^{\circ}$ C
- Low Profile (1mm) SOT-23 (ThinSOT[™]) and S8 Packages

APPLICATIONS

- \blacksquare Wideband Amplifiers
- Buffers
- \blacksquare Active Filters
- Video and RF Amplification
- \blacksquare Cable Drivers
- Data Acquisition Systems

TYPICAL APPLICATION

DESCRIPTION

The LT®1812 is a low power, high speed, very high slew rate operational amplifier with excellent DC performance. The LT1812 features reduced supply current, lower input offset voltage, lower input bias current and higher DC gain than other devices with comparable bandwidth. A power saving shutdown feature reduces supply current to 50μA. The circuit topology is a voltage feedback amplifier with the slewing characteristics of a current feedback amplifier.

The output drives a 100 Ω load to ±3.5V with ±5V supplies. On a single 5V supply, the output swings from 1.1V to 3.9V with a 100 Ω load connected to 2.5V. The amplifier is stable with a 1000pF capacitive load which makes it useful in buffer and cable driver applications.

The LT1812 is manufactured on Linear Technology's advanced low voltage complementary bipolar process. The dual version is the LT1813. For higher supply voltage single, dual and quad operational amplifiers with up to 70MHz gain bandwidth, see the LT1351 through LT1365 data sheets.

 I , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. ThinSOT is a Trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

Filter Frequency Response

1

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Specified Temperature Range

PIN CONFIGURATION

ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ \text{C}$, $V_S = \pm 5V$, $V_{CM} = 0V$ unless otherwise noted (Note 10).

$T_A = 25^{\circ}$ C, $V_S = 5V$, $V_{CM} = 2.5V$, R_L to 2.5V unless otherwise noted (Note 10).

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ \text{C}$, $V_S = \pm 5V$, $V_{CM} = 0V$ unless otherwise noted (Note 10).

$0^{\circ}C \leq T_A \leq 70^{\circ}C, V_S = \pm 5V, V_{CM} = 0V$ unless otherwise noted (Note 10).

ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ 70°C, V_S = ±5V, V_{CM} = 0V unless otherwise noted (Note 10).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_{SC}	Output Short-Circuit Current	V_{OIII} = 0V, 1V Overdrive (Note 3)	±60			mA
SR	Slew Rate	$A_V = -1$ (Note 5)	400			V/us
GBW	Gain Bandwidth Product	$= 200$ kHz	65			MHz
I SHDN	SHDN Pin Current	$\overline{SHDN} > V^- + 2.0V$ (On) (Note 11) \overline{SHDN} < V ⁻ + 0.4V (Off) (Note 11)	-150		±1.5	μA μA
ls.	Supply Current	$\overline{SHDN} > V^- + 2.0V$ (On) (Note 11) \overline{SHDN} < V ⁻ + 0.4V (Off) (Note 11)			4.6 150	mA μA

 $0^{\circ}C \leq T_A \leq 70^{\circ}C, V_S = 5V, V_{CM} = 2.5V, R_L$ to 2.5V unless otherwise noted (Note 10).

ELECTRICAL CHARACTERISTICS $-40^{\circ}C \leq T_A \leq 85^{\circ}C$. $V_S = ±5V$, $V_{CM} = 0V$ unless otherwise noted (Notes 8, 10).

-40° C \leq T_A \leq 85°C, V_S = 5V, V_{CM} = 2.5V, R_L to 2.5V unless otherwise noted (Notes 8, 10).

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Differential inputs of $\pm 3V$ are appropriate for transient operation only, such as during slewing. Large sustained differential inputs can cause excessive power dissipation and may damage the part.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 4: Input offset voltage is pulse tested and is exclusive of warm-up drift. **Note 5:** Slew rate is measured between ±2V on the output with ±3V input for $±5V$ supplies and $2V_{P-P}$ on the output with a $3V_{P-P}$ input for single 5V supplies. **Note 6:** Full power bandwidth is calculated from the slew rate: FPBW = $\text{SR}/2\pi\text{V}_\text{P}$ **Note 7:** This parameter is not 100% tested.

Note 8: The LT1812C is guaranteed to meet specified performance from 0°C to 70°C. The LT1812C is designed, characterized and expected to meet specified performance from -40° C to 85 $^{\circ}$ C but is not tested or QA sampled at these temperatures. The LT1812I is guaranteed to meet specified performance from –40°C to 85°C.

Note 9: Thermal resistance varies with the amount of PC board metal connected to the package. The nominal values are for short traces connected to the pins. The thermal resistance can be substantially reduced by connecting Pin 2 of the 5-lead or 6-lead TSOT-23 or Pin 4 of the SO-8 to a large metal area.

Note 10: For the 8-lead SO and 6-lead TSOT-23 parts, the electrical characteristics apply to the "ON" state, unless otherwise noted. These parts are in the "ON" state when either $\overline{\text{SHDN}}$ is not connected, or $\overline{\text{SHDN}}$ > V⁻ + 2.0V.

Note 11: The shutdown (\overline{SHDN}) feature is not available on the 5-lead SOT-23 parts. These parts are always in the "ON" state.

6

1812 G08

1812 G09

7

1812 G07

Differential Gain and Phase TOTAL SUPPLY VOLTAGE (V) 4 $T_A = 25^{\circ}C$ 8 10 0 0.25 0.10 0.15 0.20 0.05 6 12 DIFFERENTIAL GAIN $R_L = 150\Omega$ DIFFERENTIAL PHASE $R_L = 150\Omega$ DIFFERENTIAL PHASE $R_L = 1k$ DIFFERENTIAL GAIN R_L = 1k

Small-Signal Transient, $A_V = -1$

Small-Signal Transient, $A_V = 1$

1812 G29

Small-Signal Transient, $A_V = 1$, $C_L = 1000pF$

Large-Signal Transient, $A_V = 1$

Large-Signal Transient, $A_V = 1$, $C_L = 1000pF$

APPLICATIONS INFORMATION

Layout and Passive Components

The LT1812 amplifier is more tolerant of less than ideal layouts than other high speed amplifiers. For maximum performance (for example, fast settling) use a ground plane, short lead lengths and RF-quality bypass capacitors (0.01μF to 0.1μF). For high drive current applications, use low ESR bypass capacitors (1μF to 10μF tantalum).

The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole that can cause peaking or even oscillations. If feedback resistors greater than 2k are used, a parallel capacitor of value

 $C_F > R_G \bullet C_{IN}/R_F$

should be used to cancel the input pole and optimize dynamic performance. For applications where the DC noise gain is 1 and a large feedback resistor is used, C_F should be greater than or equal to C_{IN} . An example would be an I-to-V converter.

Input Considerations

Each of the LT1812 amplifier inputs is the base of an NPN and PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized. The inputs can withstand differential input voltages of up to 3V without damage and need no clamping or source resistance for protection.

The device should not be used as a comparator because with sustained differential inputs, excessive power dissipation may result.

Capacitive Loading

The LT1812 is stable with a 1000pF capacitive load, which is outstanding for a 100MHz amplifier. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. Coaxial cable can be driven directly, but for best pulse fidelity, a resistor of value equal to the characteristic impedance of the cable (i.e., $75Ω$) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.

Slew Rate

The slew rate is proportional to the differential input voltage. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 5V output step in a gain of 10 has a 0.5V input step, whereas in unity gain there is a 5V input step. The LT1812 is tested for slew rate in a gain of -1 . Lower slew rates occur in higher gain configurations.

Shutdown

The LT1812 has a shutdown pin (SHDN, Pin 8) for conserving power. When this pin is open or biased at least 2V above the negative supply, the part operates normally. When pulled down to V^- , the supply current drops to about 50μA. Typically, the turn-off delay is 1μs and the turn-on delay 0.5μs. The current out of the SHDN pin is also typically 50μA. In shutdown mode, the amplifier output is not isolated from the inputs, so the LT1812 shutdown feature cannot be used for multiplexing applications. The 50μA typical shutdown current is exclusive of any output (load) current. In order to prevent load current (and maximize the power savings), either the load needs to be disconnected, or the input signal needs to be 0V. Even in shutdown mode, the LT1812 can still drive significant current into a load. For example, in an $A_V = 1$ configuration, when driven with a 1V DC input, the LT1812 drives 2mA into a 100Ω load. It takes about 500μs for the load current to reach this value.

Power Dissipation

The LT1812 combines high speed and large output drive in a small package. It is possible to exceed the maximum junction temperature under certain conditions. Maximum

APPLICATIONS INFORMATION

junction temperature (T_{J}) is calculated from the ambient temperature (T_A) and power dissipation (P_D) as follows:

$$
T_J = T_A + (P_D \bullet \theta_{JA})
$$
 (Note 9)

Power dissipation is composed of two parts. The first is due to the quiescent supply current and the second is due to on-chip dissipation caused by the load current. The worstcase load induced power occurs when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than $1/2$ supply voltage). Therefore P_{DMAX} is:

 $P_{DMAX} = (V^+ - V^-)(I_{SMAX}) + (V^+/2)^2/R$ or $P_{DMAX} = (V^+ - V^-)(I_{SMAX}) + (V^+ - V_{OMAX})(V_{OMAX}/R_L)$ Example: LT1812CS5 at 70°C, $V_S = \pm 5V$, R_L = 100 Ω $P_{DMAX} = (10V)(4.5mA) + (2.5V)^{2}/100\Omega = 108mW$ $T_{JIMAX} = 70^{\circ}C + (108mW)(250^{\circ}C/W) = 97^{\circ}C$

Circuit Operation

The LT1812 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the Simplified Schematic. The inputs are buffered by complementary NPN and PNP emitter followers that drive a 300 Ω resistor. The input voltage appears across the resistor generating currents that are mirrored into the high impedance node. Complementary followers form an output stage that buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving capacitive loads (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity-gain cross away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that the total phase lag does not exceed 180 degrees (zero phase margin) and the amplifier remains stable. In this way, the LT1812 is stable with up to 1000pF capacitive loads in unity gain, and even higher capacitive loads in higher closed-loop gain configurations.

SIMPLIFIED SCHEMATIC

S5 TSOT-23 0302 REV B

1.90 BSC

PACKAGE DESCRIPTION

1.00 MAX

NOTE:

1. DIMENSIONS ARE IN MILLIMETERS

2. DRAWING NOT TO SCALE

3. DIMENSIONS ARE INCLUSIVE OF PLATING

4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR

5. MOLD FLASH SHALL NOT EXCEED 0.254mm

6. JEDEC PACKAGE REFERENCE IS MO-193

PACKAGE DESCRIPTION

S6 Package 6-Lead Plastic TSOT-23 (Reference LTC DWG # 05-08-1636)

2. DRAWING NOT TO SCALE

3. DIMENSIONS ARE INCLUSIVE OF PLATING

4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR

5. MOLD FLASH SHALL NOT EXCEED 0.254mm

6. JEDEC PACKAGE REFERENCE IS MO-193

PACKAGE DESCRIPTION

S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

SO8 0303

