LT1990

- Pin Selectable Gain of 1 or 10
- **High Common Mode Voltage Range:** 85V Window ($V_S = 5V$, 0V) $\pm 250V$ ($V_S = \pm 15V$)
- **Common Mode Rejection Ratio: 70dB Min**
- Input Protection to ±350V
- Gain Error: 0.28% Max
- PSRR: 82dB Min
- High Input Impedance: 2MΩ Differential, 500kΩ Common Mode
- Micropower: 120µA Max Supply Current
- Wide Supply Range: 2.7V to 36V
- -3 dB Bandwidth: 100kHz
- Rail-to-Rail Output
- 8-Pin SO Package

APPLICATIONS

- Battery Cell Voltage Monitoring
- High Voltage Current Sensing
- Signal Acquisition in Noisy Environments
- Input Protection
- Fault Protected Front Ends
- Level Sensing
- **Isolation**

TYPICAL APPLICATION

±250V Input Range $G = 1$, 10, Micropower, Difference Amplifier

DESCRIPTIO ^U FEATURES

The LT® 1990 is a micropower precision difference amplifier with a very high common mode input voltage range. It has pin selectable gains of 1 or 10. The LT1990 operates over a ±250V common mode voltage range on a ±15V supply. The inputs are fault protected from common mode voltage transients up to ±350V and differential voltages up to ±500V. The LT1990 is ideally suited for both high side and low side current or voltage monitoring.

On a single 5V supply, the LT1990 has an adjustable 85V input range, 70dB min CMRR and draws less than 120µA supply current. The rail-to-rail output maximizes the dynamic range, especially important for single supplies as low as 2.7V.

The LT1990 is specified for single 3V, 5V and $\pm 15V$ supplies over both commercial and industrial temperature ranges. The LT1990 is available in the 8-pin SO package.

 $\overline{\mathcal{L} \mathcal{F}}$, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

1

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

3V/5V ELECTRICAL CHARACTERISTICS

 $V_S = 3V$, OV; $V_S = 5V$, OV; R_L = 10k, $V_{CM} = V_{REF}$ = half supply, G = 1, 10, T_A = 25°C, unless otherwise noted. (Note 6)

 $V_S = 3V$, $0V$; $V_S = 5V$, $0V$; $R_L = 10k$, $V_{CM} = V_{REF} =$ half supply, $G = 1$, 10 , $T_A = 25^{\circ}$ C, unless otherwise noted. (Note 6)

The ● **denotes the specifications which apply over the temperature range of 0**°**C** ≤ **TA** ≤ **70**°**C. VS = 3V, 0V; VS = 5V, 0V; RL = 10k, VCM = VREF = half supply, G = 1, 10, unless otherwise noted. (Notes 4, 6)**

The \bullet denotes the specifications which apply over the temperature range of 0°°C ≤ T_A ≤ 70°°C. V_S = 3V, 0V; V_S = 5V, 0V; R_L = 10k, **VCM = VREF = half supply, G = 1, 10, unless otherwise noted. (Notes 4, 6)**

The ● **denotes the specifications which apply over the temperature range of –40**°**C** ≤ **TA** ≤ **85**°**C. VS = 3V, 0V; VS = 5V, 0V; RL = 10k, VCM = VREF = half supply, G = 1, 10, unless otherwise noted. (Notes 4, 6)**

The ● **denotes the specifications which apply over the temperature range of –40**°**C** ≤ **TA** ≤ **85**°**C. VS = 3V, 0V; VS = 5V, 0V; RL = 10k, VCM = VREF = half supply, G = 1, 10, unless otherwise noted. (Notes 4, 6)**

3V/5V ELECTRICAL CHARACTERISTICS

The \bullet denotes the specifications which apply over the temperature range of -40° C ≤ T_A ≤ 125°C. V_S = 3V, 0V; V_S = 5V, 0V; R_L = 10k, V_{CM} = V_{REF} = half supply, G = 1, 10, unless otherwise noted. (Notes 4, $\tilde{6}$)

The ● **denotes the specifications which apply over the temperature range of –40**°**C** ≤ **TA** ≤ **125**°**C. VS = 3V, 0V; VS = 5V, 0V; RL = 10k, VCM = VREF = half supply, G = 1, 10, unless otherwise noted. (Notes 4, 6)**

±**15V ELECTRICAL CHARACTERISTICS**

 $V_S = \pm 15V$, $R_L = 10k$, $V_{CM} = V_{REF} = 0V$, $G = 1$, 10 , $T_A = 25^\circ \text{C}$, unless otherwise noted. (Note 6)

 $V_S = \pm 15V$, $R_L = 10k$, $V_{CM} = V_{REF} = 0V$, $G = 1$, 10 , $T_A = 25^{\circ}C$, unless otherwise noted. (Note 6)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_{SC}	Output Short-Circuit Current	Short to V ⁻ Short to V ⁺	6 15	9 22		mA mA
BW	Bandwidth	$G = 1$ $G = 10$		105		kHz kHz
SR	Slew Rate	$G = 1, V_{OUT} = \pm 10V$	0.3	0.55		$V/\mu s$
	Settling Time to 0.01%	10V Step, $G = 1$		60		μS
AVREF	Reference Gain to Output	$G = 1$ $G = 10$		1 ± 0.0007 1 ± 0.007		

The ● **denotes the specifications which apply over the temperature range of 0**°**C** ≤ **TA** ≤ **70**°**C. VS =** ±**15V, RL = 10k, VCM = VREF = 0V, G = 1, 10, unless otherwise noted. (Notes 4, 6)**

7

The \bullet denotes the specifications which apply over the temperature range of -40° C ≤ T_A ≤ 85°C. V_S = ±15V, R_L = 10k, V_{CM} = V_{REF} = 0V, **G = 1, 10, unless otherwise noted. (Notes 4, 6)**

±**15V ELECTRICAL CHARACTERISTICS**

The \bullet denotes the specifications which apply over the temperature range of $-40^\circ C \leq T_A \leq 125^\circ C$. V_S = ±15V, R_L = 10k, V_{CM} = V_{REF} = 0V, **G = 1, 10, unless otherwise noted. (Notes 4, 6)**

The \bullet denotes the specifications which apply over the temperature range of -40° C ≤ T_A ≤ 125°C. V_S = ±15V, R_L = 10k, V_{CM} = V_{REF} = 0V, **G = 1, 10, unless otherwise noted. (Notes 4, 6)**

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: ESD (Electrostatic Discharge) sensitive device. Extensive use of ESD protection devices are used internal to the LT1990, however, high electrostatic discharge can damage or degrade the device. Use proper ESD handling precautions.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum.

Note 4: The LT1990C/LT1990I are guaranteed functional over the operating temperature range of –40°C to 85°C. The LT1990H is guaranteed functional over the operating temperature range of -40° C to 125°C.

Note 5: The LT1990C is guaranteed to meet the specified performance from 0°C to70°C and is designed, characterized and expected to meet specified performance from -40° C to 85°C but is not tested or QA

sampled at these temperatures. The LT1990I is guaranteed to meet specified performance from -40° C to 85°C. The LT1990H is guaranteed to meet specified performance from –40°C to 125°C.

Note 6: $G = 10$ limits are guaranteed by correlation to $G = 1$ tests and gain error tests at $G = 10$.

Note 7: Limits are guaranteed by correlation to –5V to 80V CMRR tests.

Note 8: $V_S = 3V$ limits are guaranteed by correlation to $V_S = 5V$ and $V_S = \pm 15V$ tests.

Note 9: $V_S = 5V$ limits are guaranteed by correlation to $V_S = 3V$ and $V_S = \pm 15V$ tests.

Note 10: This parameter is not 100% tested.

Note 11: Hysteresis in offset voltage is created by package stress that differs depending on whether the IC was previously at a higher or lower temperature. Offset voltage hysteresis is always measured at 25°C, but the IC is cycled to 85°C I-grade (70°C C-grade or 125°C H-grade) or –40°C I/H-grade (0°C C-grade) before successive measurement.

1990f

1990fb

10

Voltage, G = 10 8 $T_A = 25^{\circ}C$ $T_A = -55^{\circ}C$ 7 $T_A = 125^{\circ}C$ FREQUENCY (KHZ) FREQUENCY (kHz) $T_A = 25^\circ \text{C}$ 6 5 4 3 0 16 2 4 6 8 10 12 14 SUPPLY VOLTAGE (±V)

–3dB Bandwidth vs Supply

Slew Rate vs Supply Voltage,

TLINEAR

1990 G14

Slew Rate vs Temperature G = 10

11

BLOCK DIAGRAM

PIN FUNCTIONS

REF (Pin 1): Reference Input. Sets the output level when the difference between the inputs is zero.

–IN (Pin 2): Inverting Input. Connects a 1MΩ resistor to the op amp's inverting input. Designed to permit high voltage operation.

+IN (Pin 3): Noninverting Input. Connects a 1MΩ resistor to the op amp's noninverting input. Designed to permit high voltage operation.

V– (Pin 4): Negative Power Supply. Can be either ground (in single supply applications) or a negative voltage (in split supply applications).

GAIN2 (Pin 5): Gain = 10 Select Input. Configures the

amplifier for a gain of 10 when connected to the GAIN1 pin and the REF pin. The gain is equal to one when both GAIN2 and GAIN1 are open. See Applications section for additional functions.

OUT (Pin 6): Output. $V_{OUT} = G \cdot (V_{+IN} - V_{-IN}) + V_{RFF}$, in the basic configuration.

V+ (Pin 7): Positive Power Supply. Can range from 2.7V to 36V above the V– voltage.

GAIN1 (Pin 8): Gain = 10 Select Input. Configures the amplifier for a gain of 10 when connected to the GAIN2 pin and the REF pin. The gain is equal to one when both GAIN1 and GAIN2 are open. See Applications section for additional functions.

APPLICATIONS INFORMATION

Primary Features

The LT1990 is a complete gain-block solution for high input common mode voltage applications, incorporating a low power precision operational amplifier providing railto-rail output swing along with on-chip precision thin-film resistors for high accuracy. The Block Diagram shows the internal architecture of the part. The on-chip resistors form a modified difference amplifier including a reference port for introducing offset or other additive waveforms. With pin-strapping alone either unity gain or gain of 10 is produced with high precision. The resistor network is designed to produce internal common-mode voltage division of 27 so that a very large input range is available compared to the power supply voltage(s) used by the LT1990 itself. The LT1990 is ideally suited to situations where relatively small signals need to be extracted from high voltage circuits, as is the case in many current monitoring instrumentation applications for example. With the ability to accept a range of input voltages well outside the limits of the local power rails and its greater than 1M Ω input impedances, development of precision low power over-the-top and under-the-bottom instrumentation designs is greatly simplified with the LT1990 single chip solution over conventional discrete implementations.

Classic Difference Amplifier

Used in the basic difference amplifier topology where the gain G is pin-strap configurable to be unity or ten, the following relationship is realized:

 $V_0 = G \bullet (V_{+IN} - V_{-IN}) + V_{RFF}$

To operate in unity gain, the GAIN1 and GAIN2 pins are left disconnected. For G = 10 operation, the GAIN1 and GAIN2 pins are simply connected to the REF pin.

The input common mode range capability is up to $\pm 250V$, governed by the following relationships:

For $G = 1$ and $G = 10$ where GAIN1 and GAIN2 are only tied together (not grounded,etc):

 $V_{CM+} \le 27 \cdot V^{+} - 26 \cdot V_{RFF} - 23$

 $V_{CM-} \ge 27 \cdot V^- - 26 \cdot V_{RFF} + 27$

For $G = 10$ where GAIN1 and GAIN2 are tied to a common potential V_{GAIN} :

$$
V_{CM+} \le 27 \cdot V^+ - 26 \cdot V_{REF} - 23 - V_{GAIN}
$$

$$
V_{CM-} \ge 27 \cdot V^- - 26 \cdot V_{REF} + 27 - V_{GAIN}
$$

For split supplies over about ±11V, the full ±250V common mode range is normally available (with V_{REF} a small fraction of the supply). With lower supply voltages, an appropriate selection of V_{RFF} can tailor the input common mode range to a specific requirement. As an example, the following low supply voltage scenarios are readily implemented with the LT1990:

Configuring Other Gains

An intermediate gain G ranging between 1 and 10 may be produced by placing an adjustable resistance between the GAIN1 and GAIN2 pins according to the following nominal relationship:

 $R_{\text{GAIN}} \approx (180 \text{k/(G} - 1)) - 20 \text{k}$

While the expression is exact, the value is approximate because the absolute resistance of the internal network could vary on a unit-to-unit basis by as much as $\pm 30\%$ from the nominal figures and the external gain resistance is required to accommodate that deviation. Once adjusted, however, the gain stability is excellent by virtue of the –30ppm/°C typical temperature coefficient offered by the on-chip thin-film resistor process.

Preserving and Enhancing Common Mode Rejection

The basic difference amplifier topology of the LT1990 requires that source impedances seen by the input pins +IN and –IN, should be matched to within a few tens of ohms to avoid increasing common mode induced errors beyond the basic production limits of the part. Known source imbalances beyond that level should be compensated for by the addition of series resistance to the lowerimpedance source. Also the source impedance of a signal connected to the REF pin must be on the order of a few ohms or less to preserve the high accuracy of the LT1990.

APPLICATIONS INFORMATION

While the LT1990 comes from the factory with an excellent CMRR, some precision applications with a large applied common mode voltage may require a method to trim out residual common mode error. This is easily accomplished by adding series resistance to each input, +IN and –IN, such that an adjustable resistance difference of $\pm 1k\Omega$ is provided. This is most easily realized by adding a fixed 1k Ω in series with one of the inputs, and a 2k Ω trimmer in series with the other as shown in Figure 1. The trim range of this configuration is $\pm 0.1\%$ for the internal gain resistor matching, so a much more finely resolved correction is available using the LT1990 than is realizable with ordinary discrete solutions. In applications where the input common mode voltage is relatively constant and large (perhaps at or beyond the supply range), this same configuration can be treated as an offset adjustment.

Figure 1. Optional CMRR Trim

Dual Differential-Input Arithmetic Block

The internal resistor network topology of the LT1990 allows the GAIN1 and GAIN2 pins to be used as another differential input in addition to the normal +IN and –IN port. This can be a very useful function for implementing servo-loop differential error amplifiers, for example. In this mode of operation, the output is governed by the following relationship:

 $V_0 = 10 \cdot (V_{+IN} - V_{-IN} + V_{GAIN2} - V_{GAIN1}) + V_{RFF}$

Unlike the main inputs, the GAIN1 and GAIN2 pins are clamped by substrate diodes and ESD structures, thus the operating voltage range of these pins is limited to $V - 0.2V$ to V^- + 36V. If the GAIN inputs are brought beyond the operating input range, care must be taken to limit the input currents to less than 10mA to prevent damage to the device. For best results in this mode of operation the common mode voltage of the GAIN1 and GAIN2 pins should be equal to the REF pin voltage. Also, since the gain setting resistors associated with the GAIN1 and GAIN2 inputs are in the 10kΩ area, low source impedances are particularly important to preserve the precision of the LT1990.

This dual differential input mode of operation is used in the circuit as shown in Figure 2.

This circuit is a high efficiency H-bridge driver that is PWM modulated to provide a controlled current to an electromagnet coil. Since the common mode voltage of the $current$ sense resistor R_S varies with operating current and the coil properties, a differential feedback is required. In this application, it was desirable to allow the control input to utilize the wide common mode range port (+IN and –IN) so that constraints on input referencing are eliminated. The GAIN1 and GAIN2 pins always operate within the supply range and both ports operate with a gain of 10 to develop the loop error. The LTC1923 provides the loop integrator and PWM functions of the servo.

Figure 2. PWM-Based ±**1A Electromagnet Current Controller**

15

1990 F02