

# Low Noise, Low Distortion Fully Differential Input/ Output Amplifier/Driver

## **FEATURES**

Fully Differential Input and OutputWide Supply Range: 2.375V to 12.6V

Rail-to-Rail Output Swing
 Low Noise: 3nV/√Hz

■ Low Distortion, 2V<sub>P-P</sub>, 1MHz: −94dBc

Adjustable Output Common Mode Voltage

Unity-Gain Stable

■ Gain-Bandwidth: 70MHz

Slew Rate: 65V/μs

Large Output Current: 85mA

DC Voltage Offset <2mV Max</p>

Open-Loop Gain: 100V/mV

■ Low Power Shutdown

■ 8-Pin MSOP or 3mm × 3mm DFN Package

# **APPLICATIONS**

- Differential Input A/D Converter Driver
- Single-Ended to Differential Conversion
- Differential Amplification with Common Mode Translation
- Rail-to-Rail Differential Line Driver/Receiver
- Low Voltage, Low Noise, Differential Signal Processing

## DESCRIPTION

The LT $^{\circ}$ 1994 is a high precision, very low noise, low distortion, fully differential input/output amplifier optimized for 3V, single-supply operation. The LT1994's output common mode voltage is independent of the input common mode voltage, and is adjustable by applying a voltage on the V<sub>OCM</sub> pin. A separate internal common mode feedback path provides accurate output phase balancing and reduced even-order harmonics. This makes the LT1994 ideal for level shifting ground referenced signals for driving differential input, single-supply ADCs.


The LT1994 output can swing rail-to-rail and is capable of sourcing and sinking up to 85mA. In addition to the low distortion characteristics, the LT1994 has a low input referred voltage noise of  $3\text{nV}/\sqrt{\text{Hz}}$ . This part maintains its performance for supply voltages as low as 2.375V. It draws only 13.3mA of supply current and has a hardware shutdown feature that reduces current consumption to 225µA.

The LT1994 is available in an 8-pin MSOP or 8-pin DFN package.


T, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

# TYPICAL APPLICATION

A/D Preamplifier: Single-Ended Input to Differential Output with Common Mode Level Shifting



#### LT1994 Driving an LTC1403A-1 1MHz Sine Wave, 8192 Point FFT Plot



1994fb

# **ABSOLUTE MAXIMUM RATINGS (Note 1)**

Total Supply Voltage (V <sup>+</sup> to V <sup>-</sup> )	12.6V
Input Voltage (Note 2)	±V <sub>S</sub>
Input Current (Note 2)	
Input Current (V <sub>OCM</sub> , SHDN)	±10mA
V <sub>OCM</sub> , SHDN	±V <sub>S</sub>
Output Short-Circuit Duration (Note 3).	
Operating Temperature Range (Note 4)	
LT1994C	–40°C to 85°C
LT1994I	–40°C to 85°C
LT1994H	–40°C to 125°C
LT1994MP	–55°C to 125°C

Specified Temperature Range (Note 5)	
LT1994C	0°C to 70°C
LT1994I	–40°C to 85°C
LT1994H	–40°C to 125°C
LT1994MP	–55°C to 125°C
Junction Temperature	150°C
Storage Temperature Range	–65°C to 150°C

# PIN CONFIGURATION



# ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT1994CDD#PBF	LT1994CDD#TRPBF	LBQM	8-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LT1994IDD#PBF	LT1994IDD#TRPBF	LBQM	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LT1994HDD#PBF	LT1994HDD#TRPBF	LBQM	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LT1994MPDD#PBF	LT1994MPDD#TRPBF	LDXQ	8-Lead (3mm × 3mm) Plastic DFN	−55°C to 125°C
LT1994CMS8#PBF	LT1994CMS8#TRPBF	LTBQN	8-Lead Plastic MSOP	0°C to 70°C
LT1994IMS8#PBF	LT1994IMS8#TRPBF	LTBQN	8-Lead Plastic MSOP	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V^+ = 3V$ ,  $V^- = 0V$ ,  $V_{CM} = V_{OCM} = V_{ICM} = \text{mid-supply}$ ,  $V_{\overline{SHDN}} = 0\text{PEN}$ ,  $R_I = R_F = 499\Omega$ ,  $R_L = 800\Omega$  to a mid-supply voltage (See Figure 1) unless otherwise noted.  $V_S$  is defined  $(V^+ - V^-)$ .  $V_{OUTCM}$  is defined as  $(V_{OUT}^+ + V_{OUT}^-)/2$ .  $V_{ICM}$  is defined as  $(V_{IN}^+ + V_{IN}^-)/2$ .  $V_{OUTDIFF}$  is defined as  $(V_{OUT}^+ - V_{OUT}^-)$ .  $V_{INDIFF}$  is defined as  $(V_{IN}^+ - V_{IN}^-)/2$ .

SYMBOL	PARAMETER	CONDITIONS		C, MIN	/I GRADI	ES Max	H/I MIN	MP GRAI	DES MAX	UNITS
V <sub>OSDIFF</sub>	Differential Offset Voltage (Input Referred)	$V_S = 2.375V$ , $V_{ICM} = V_S/4$ $V_S = 3V$ $V_S = 5V$ $V_S = \pm 5V$	•			±2 ±2 ±2 ±3			±2 ±2 ±2 ±3	mV mV mV
$\Delta V_{OSDIFF}/\Delta T$	Differential Offset Voltage Drift (Input Referred)	$V_S = 2.375V$ , $V_{ICM} = V_S/4$ $V_S = 3V$ $V_S = 5V$ $V_S = \pm 5V$			3 3 3 3					μV/°C μV/°C μV/°C μV/°C
I <sub>B</sub>	Input Bias Current (Note 6)	$V_S = 2.375V, V_{ICM} = V_S/4$ $V_S = 3V$ $V_S = 5V$ $V_S = \pm 5V$	•	-45 -45 -45 -45	-18 -18 -18 -18	-3 -3 -3 -3	-45 -45 -45 -45	-18 -18 -18 -18	-3 -3 -3 -3	µА Д Ац Ац
I <sub>OS</sub>	Input Offset Current (Note 6)	$V_S = 2.375V, V_{ICM} = V_S/4$ $V_S = 3V$ $V_S = 5V$ $V_S = \pm 5V$	•		±0.2 ±0.2 ±0.2 ±0.2	±2 ±2 ±3 ±4		±0.2 ±0.2 ±0.2 ±0.2	±2 ±2 ±3 ±4	μΑ μΑ μΑ μΑ
R <sub>IN</sub>	Input Resistance	Common Mode Differential Mode			700 4.5			700 4.5		kΩ kΩ
C <sub>IN</sub>	Input Capacitance	Differential			2			2		pF
e <sub>n</sub>	Differential Input Referred Noise Voltage Density	f = 50kHz			3			3		nV/√Hz
i <sub>n</sub>	Input Noise Current Density	f = 50kHz			2.5			2.5		pA/√Hz
e <sub>nVOCM</sub>	Input Referred Common Mode Output Noise Voltage Density	f = 50kHz, V <sub>OCM</sub> Shorted to Ground			15			15		nV/√Hz
V <sub>ICMR</sub> (Note 7)	Input Signal Common Mode Range	V <sub>S</sub> = 3V V <sub>S</sub> = ±5V	•	0 -5		1.75 3.75	0 -5		1.75 3.75	V
CMRRI (Note 8)	Input Common Mode Rejection Ratio (Input Referred) $\Delta V_{ICM}/\Delta V_{OSDIFF}$	$V_S = 3V, \Delta V_{ICM} = 0.75V$	•	55	85		55	85		dB
CMRRIO (Note 8)	Output Common Mode Rejection Ratio (Input Referred) $\Delta V_{OCM}/\Delta V_{OSDIFF}$	$V_S = 5V$ , $\Delta V_{OCM} = 2V$	•	65	85		65	85		dB
PSRR (Note 9)	Differential Power Supply Rejection ( $\Delta V_S/\Delta V_{OSDIFF}$ )	$V_S = 3V \text{ to } \pm 5V$	•	69	105		69	105		dB
PSRRCM (Note 9)	Output Common Mode Power Supply Rejection ( $\Delta V_S/\Delta V_{OSCM}$ )	$V_S = 3V \text{ to } \pm 5V$	•	45	70		45	70		dB
G <sub>CM</sub>	Common Mode Gain ( $\Delta V_{OUTCM}/\Delta V_{OCM}$ )	V <sub>S</sub> = ±2.5V	•		1					V/V
	Common Mode Gain Error 100 • (G <sub>CM</sub> – 1)	V <sub>S</sub> = ±2.5V	•		-0.15	±1				%
BAL	Output Balance (ΔV <sub>OUTCM</sub> /ΔV <sub>OUTDIFF</sub> )	ΔV <sub>OUTDIFF</sub> = 2V Single-Ended Input Differential Input	•		-65 -71	-46 -50		-65 -71	-46 -50	dB dB
V <sub>OSCM</sub>	Common Mode Offset Voltage (V <sub>OUTCM</sub> – V <sub>OCM</sub> )	$V_S = 2.375V, V_{ICM} = V_S/4$ $V_S = 3V$ $V_S = 5V$ $V_S = \pm 5V$	•		±2.5 ±2.5 ±2.5 ±2.5	±25 ±25 ±30 ±40		±2.5 ±2.5 ±2.5 ±2.5	±25 ±25 ±30 ±40	mV mV mV



**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V^+ = 3V$ ,  $V^- = 0V$ ,  $V_{CM} = V_{OCM} = V_{ICM} = \text{mid-supply}$ ,  $V_{\overline{SHDN}} = 0PEN$ ,  $R_I = R_F = 499\Omega$ ,  $R_L = 800\Omega$  to a mid-supply voltage (See Figure 1) unless otherwise noted.  $V_S$  is defined ( $V^+ - V^-$ ).  $V_{OUTCM}$  is defined as ( $V_{IN}^+ + V_{IN}^-$ )/2.  $V_{OUTDIFF}$  is defined as ( $V_{OUT}^+ - V_{OUT}^-$ ).  $V_{INDIFF}$  is defined as ( $V_{IN}^+ - V_{IN}^-$ ).

SYMBOL	PARAMETER	CONDITIONS		C, MIN	/I GRAD	ES Max	H/N MIN	/IP GRAI	DES MAX	UNITS
$\Delta V_{OSCM}/\Delta T$	Common Mode Offset Voltage Drift	$V_S = 2.375V$ , $V_{ICM} = V_S/4$ $V_S = 3V$ $V_S = 5V$ $V_S = \pm 5V$			5 5 5 5			5 5 5 5		μV/°C μV/°C μV/°C μV/°C
V <sub>OUTCMR</sub> (Note 7)	Output Signal Common Mode Range (Voltage Range for the V <sub>OCM</sub> Pin)	V <sub>S</sub> = 3V, ±5V	•	V <sup>-</sup> + 1.1		V <sup>+</sup> - 0.8	V <sup>-</sup> + 1.1		V <sup>+</sup> - 0.8	V
R <sub>INVOCM</sub>	Input Resistance, V <sub>OCM</sub> Pin		•	30	40	60	30	40	60	kΩ
V <sub>MID</sub>	Voltage at the V <sub>OCM</sub> Pin	V <sub>S</sub> = 5V	•	2.45	2.5	2.55	2.45	2.5	2.55	V
V <sub>OUT</sub>	Output Voltage, High, Either Output Pin (Note 10)	$\label{eq:VS} \begin{array}{l} V_S = 3\text{V, No Load} \\ V_S = 3\text{V, R}_L = 800\Omega \\ V_S = 3\text{V, R}_L = 100\Omega \end{array}$	•		70 90 200	140 175 400		70 90 200	140 175 400	mV mV mV
		$V_S = \pm 5$ V, No Load $V_S = \pm 5$ V, R <sub>L</sub> = 800 $\Omega$ $V_S = \pm 5$ V, R <sub>L</sub> = 100 $\Omega$	•		150 200 900	325 450 2400		150 200 900	325 450 2400	mV mV mV
	Output Voltage, Low, Either Output Pin (Note 10)	$\begin{array}{l} V_S = 3V, \ No \ Load \\ V_S = 3V, \ R_L = 800\Omega \\ V_S = 3V, \ R_L = 100\Omega \end{array}$	•		30 50 125	70 90 250		30 50 125	70 90 250	mV mV mV
		$V_S = \pm 5$ V, No Load $V_S = \pm 5$ V, R <sub>L</sub> = 800 $\Omega$ $V_S = \pm 5$ V, R <sub>L</sub> = 100 $\Omega$	•		80 125 900	180 250 2400		80 125 900	180 250 2400	mV mV mV
I <sub>SC</sub>	Output Short-Circuit Current, Either Output Pin (Note 11)	$ \begin{aligned} &V_S = 2.375 \text{V, } R_L = 10 \Omega \\ &V_S = 3 \text{V, } R_L = 10 \Omega \\ &V_S = 5 \text{V, } R_L = 10 \Omega \\ &V_S = \pm 5 \text{V, } V_{CM} = 0 \text{V, } R_L = 10 \Omega \end{aligned} $	•	±25 ±30 ±40 ±45	±35 ±40 ±65 ±85		±10 ±15 ±40 ±45	±35 ±40 ±65 ±85		mA mA mA mA
SR	Slew Rate	$V_S = 5V$ , $\Delta V_{OUT}^+ = -\Delta V_{OUT}^- = 1V$ $V_S = \pm 5V$ , $V_{CM} = 0V$ , $\Delta V_{OUT}^+ = -\Delta V_{OUT}^- = 1.8V$	•	50 50	65 65	85 85	50 50	65 65	85 85	V/μS V/μS
GBW	Gain-Bandwidth Product (f <sub>TEST</sub> = 1MHz)	V <sub>S</sub> = 3V, T <sub>A</sub> = 25°C V <sub>S</sub> = ±5V, V <sub>CM</sub> = 0V, T <sub>A</sub> = 25°C	•	58 58	70 70		58 58	70 70		MHz MHz
	Distortion	V <sub>S</sub> = 3V, R <sub>L</sub> = 800Ω, f <sub>IN</sub> = 1MHz, V <sub>OUT</sub> <sup>+</sup> - V <sub>OUT</sub> <sup>-</sup> = 2V <sub>P-P</sub> Differential Input 2nd Harmonic 3rd Harmonic Single-Ended Input 2nd Harmonic 3rd Harmonic			-99 -96 -94 -108			-99 -96 -94 -108		dBc dBc dBc dBc
$\overline{t_S}$	Settling Time	V <sub>S</sub> = 3V, 0.01%, 2V Step V <sub>S</sub> = 3V, 0.1%, 2V Step			120 90			120 90		ns ns
A <sub>VOL</sub>	Large-Signal Voltage Gain	V <sub>S</sub> = 3V			100			100		dB
V <sub>S</sub>	Supply Voltage Range		•	2.375		12.6	2.375		12.6	V
Is	Supply Current	$V_S = 3V$ $V_S = 5V$ $V_S = \pm 5V$	•		13.3 13.9 14.8	18.5 19.5 20.5		13.3 13.9 14.8	20.0 20.5 21.5	mA mA mA
I <sub>SHDN</sub>	Supply Current in Shutdown	V <sub>S</sub> = 3V V <sub>S</sub> = 5V V <sub>S</sub> = ±5V	•		0.225 0.375 0.7	0.8 1.75 2.5		0.225 0.375 0.7	0.8 1.75 2.5	mA mA mA



**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V^+ = 3V$ ,  $V^- = 0V$ ,  $V_{CM} = V_{OCM} = V_{ICM} = \text{mid-supply}$ ,  $V_{\overline{SHDN}} = 0PEN$ ,  $R_I = R_F = 499\Omega$ ,  $R_L = 800\Omega$  to a mid-supply voltage (See Figure 1) unless otherwise noted.  $V_S$  is defined  $(V^+ - V^-)$ .  $V_{OUTCM}$  is defined as  $(V_{IN}^+ + V_{IN}^-)/2$ .  $V_{OUTDIFF}$  is defined as  $(V_{OUT}^+ - V_{OUT}^-)$ .  $V_{INDIFF}$  is defined as  $(V_{IN}^+ - V_{IN}^-)/2$ .

SYMBOL	PARAMETER	CONDITIONS		C/ MIN	I GRAD Typ	ES Max	H/N MIN	/IP GRAI	DES Max	UNITS
V <sub>IL</sub>	SHDN Input Logic Low	$V_S = 3V \text{ to } \pm 5V$	•			V <sup>+</sup> - 2.1			V <sup>+</sup> - 2.1	V
V <sub>IH</sub>	SHDN Input Logic High	$V_S = 3V \text{ to } \pm 5V$	•	V <sup>+</sup> - 0.6			V <sup>+</sup> - 0.6			V
R <sub>SHDN</sub>	SHDN Pull-Up Resistor	V <sub>S</sub> = 2.375V to ±5V		40	55	75	40	55	75	kΩ
t <sub>ON</sub>	Turn-On Time	V <sub>SHDN</sub> 0.5V to 3V			1			1		μs
t <sub>OFF</sub>	Turn-Off Time	V <sub>SHDN</sub> 3V to 0.5V			1			1		μs

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The inputs are protected by a pair of back-to-back diodes. If the differential input voltage exceeds 1V, the input current should be limited to less than 10mA.

**Note 3:** A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.

**Note 4:** The LT1994C/LT1994I are guaranteed functional over the operating temperature range –40°C to 85°C. The LT1994H is guaranteed functional over the operating temperature range –40°C to 125°C. The LT1994MP is guaranteed functional over the operating temperature range –55°C to 125°C.

**Note 5:** The LT1994C is guaranteed to meet specified performance from 0°C to 70°C. The LT1994C is designed, characterized, and expected to meet specified performance from –40°C to 85°C but is not tested or QA sampled at these temperatures. The LT1994I is guaranteed to meet specified performance from –40°C to 85°C. The LT1994H is guaranteed to meet specified performance from –40°C to 125°C. The LT1994MP is guaranteed to meet specified performance from –55°C to 125°C.

**Note 6:** Input bias current is defined as the average of the input currents flowing into Pin 1 and Pin 8 (IN $^-$  and IN $^+$ ). Input Offset current is defined as the difference of the input currents flowing into Pin 8 and Pin 1 ( $I_{OS} = I_B^+ - I_B^-$ ).

Note 7: Input Common Mode Range is tested using the Test Circuit of Figure 1 ( $R_F = R_I$ ) by applying a single ended  $2V_{P-R}$  1kHz signal to  $V_{INP}$  ( $V_{INM} = 0$ ), and measuring the output distortion (THD) at the common mode Voltage Range limits listed in the Electrical Characteristics table, and confirming the output THD is better than -40dB. The voltage range for the output common mode range (Pin 2) is tested using the Test Circuit of Figure 1 ( $R_F = R_I$ ) by applying a 0.5V peak, 1kHz signal to the  $V_{OCM}$  Pin 2 (with  $V_{INP} = V_{INM} = 0$ ) and measuring the output distortion (THD) at  $V_{OUTCM}$  with  $V_{OCM}$  biased 0.5V from the  $V_{OCM}$  pin range limits listed in the Electrical Characteristics Table, and confirming the THD is better than -40dB.

**Note 8:** Input CMRR is defined as the ratio of the change in the input common mode voltage at the pins  $IN^+$  or  $IN^-$  to the change in differential input referred voltage offset. Output CMRR is defined as the ratio of the change in the voltage at the  $V_{OCM}$  pin to the change in differential input referred voltage offset.

**Note 9:** Differential Power Supply Rejection (PSRR) is defined as the ratio of the change in supply voltage to the change in differential input referred voltage offset. Common Mode Power Supply Rejection (PSRRCM) is defined as the ratio of the change in supply voltage to the change in the common mode offset,  $V_{OUTCM} - V_{OCM}$ .


**Note 10:** Output swings are measured as differences between the output and the respective power supply rail.

**Note 11:** Extended operation with the output shorted may cause junction temperatures to exceed the 150°C limit and is not recommended.




# TYPICAL PERFORMANCE CHARACTERISTICS


#### Differential Input Referred Voltage Offset vs Temperature




#### Common Mode Voltage Offset vs Temperature




# Input Bias Current and Input Offset Current vs Temperature




Gain Bandwidth vs Temperature




Frequency Response vs Supply Voltage




Frequency Response vs Load Capacitance




**Output Impedance vs Frequency** 



**Output Balance vs Frequency** 



Differential Power Supply Rejection vs Frequency




1994fb





# TYPICAL PERFORMANCE CHARACTERISTICS


#### Input Common Mode Rejection vs Frequency




### **Common Mode Output Power** Supply Rejection vs Frequency









## **Differential Distortion vs Input** Amplitude (Single-Ended Input)




#### **Differential Distortion vs Input Common Mode Level**




#### **Differential Distortion vs** Frequency



#### Slew Rate vs Temperature




#### 2V Step Response Settling




1994fb

# TYPICAL PERFORMANCE CHARACTERISTICS


#### **Small-Signal Step Response**




#### Large-Signal Step Response




**Output with Large Input Overdrive** 




## **Supply Current vs Supply Voltage**




## Supply Current vs SHDN Voltage




## Supply Current vs SHDN Voltage



SHDN Pin Current vs SHDN Pin Voltage



### Shutdown Supply Current vs Supply Voltage



1994 G25

/ LINEAR

# PIN FUNCTIONS

IN+, IN- (Pins 1, 8): Noninverting and Inverting Input Pins of the Amplifier, Respectively. For best performance, it is highly recommended that stray capacitance be kept to an absolute minimum by keeping printed circuit connections as short as possible, and if necessary, stripping back nearby surrounding ground plane away from these pins.

**V<sub>OCM</sub>** (**Pin 2**): Output Common Mode Reference Voltage. The V<sub>OCM</sub> pin is the midpoint of an internal resistive voltage divider between the supplies, developing a (default) mid-supply voltage potential to maximize output signal swing. V<sub>OCM</sub> has a Thevenin equivalent resistance of approximately 40k and can be overdriven by an external voltage reference. The voltage on V<sub>OCM</sub> sets the output common mode voltage level (which is defined as the average of the voltages on the OUT<sup>+</sup> and OUT<sup>-</sup> pins). V<sub>OCM</sub> should be bypassed with a high quality ceramic bypass capacitor of at least 0.1μF (unless connected directly to a low impedance, low noise ground plane) to minimize common mode noise from being converted to differential noise by impedance mismatches both externally and internally to the IC.

**V**+, **V**- (**Pins 3, 6**): Power Supply Pins. For single-supply applications (Pin 6 grounded) it is recommended that high quality  $1\mu$ F and  $0.1\mu$ F ceramic bypass capacitors be placed from the positive supply pin (Pin 3) to the negative supply pin (Pin 6) with minimal routing. Pin 6 should be directly tied to a low impedance ground plane. For dual power supplies, it is recommended that high quality,  $0.1\mu$ F ceramic capacitors are used to bypass Pin 3 to ground and Pin 6 to ground. It is also highly recommended that high quality  $1\mu$ F and  $0.1\mu$ F ceramic bypass capacitors be placed across the power supply pins (Pins 3 and 6) with minimal routing.

**OUT**<sup>+</sup>, **OUT**<sup>-</sup> (**Pins 4, 5**): Output Pins. Each pin can drive approximately  $100\Omega$  to ground with a short-circuit current limit of up to  $\pm 85$ mA. Each amplifier output is designed to drive a load capacitance of 25pF. This basically means the amplifier can drive 25pF from each output to ground or 12.5pF differentially. Larger capacitive loads should be decoupled with at least  $25\Omega$  resistors from each output.

**SHDN** (**Pin 7**): When Pin 7 (SHDN) is floating or when Pin 7 is directly tied to V<sup>+</sup>, the LT1994 is in the normal operating mode. When Pin 7 is pulled a minimum of 2.1V below V<sup>+</sup>, the LT1994 enters into a low power shutdown state. Refer to the SHDN pin section under Applications Information for a description of the LT1994 output impedance in the shutdown state.



## **Functional Description**

The LT1994 is a small outline, wideband, low noise and low distortion fully-differential amplifier with accurate output-phase balancing. The LT1994 is optimized to drive low voltage, single-supply, differential input analog-to-digital converters (ADCs). The LT1994's output is capable of swinging rail-to-rail on supplies as low as 2.5V, which makes the amplifier ideal for converting ground referenced, single-ended signals into V<sub>OCM</sub> referenced differential signals in preparation for driving low voltage, single-supply, differential input ADCs. Unlike traditional op amps which have a single output, the LT1994 has two outputs to process signals differentially. This allows for two times the signal swing in low voltage systems when compared to single-ended output amplifiers. The balanced differential nature of the amplifier also provides even-order harmonic distortion cancellation, and less susceptibility to common mode noise (like power supply noise). The LT1994 can be used as a single-ended input to differential output amplifier, or as a differential input to differential output amplifier.

The LT1994's output common mode voltage, defined as the average of the two output voltages, is independent of the input common mode voltage, and is adjusted by applying a voltage on the  $V_{OCM}$  pin. If the pin is left open, there is an internal resistive voltage divider, which develops a potential halfway between the V<sup>+</sup> and V<sup>-</sup> pins. The V<sub>OCM</sub> pin will have an equivalent Thevenin equivalent resistance of 40k, and a Thevenin equivalent voltage of half supply. Whenever this pin is not hard tied to a low impedance ground plane, it is recommended that a high quality ceramic capacitor is used to bypass the V<sub>OCM</sub> pin to a low impedance ground plane (see Layout Considerations in this document). The LT1994's internal common mode feedback path forces accurate output phase balancing to reduce even order harmonics, and centers each individual output about the potential set by the V<sub>OCM</sub> pin.

$$V_{OUTCM} = V_{OCM} = \frac{{V_{OUT}}^+ + {V_{OUT}}^-}{2}$$

The outputs (OUT<sup>+</sup> and OUT<sup>-</sup>) of the LT1994 are capable of swinging rail-to-rail. They can source or sink up to approximately 85mA of current. Each output is rated to drive approximately 25pF to ground (12.5pF differentially). Higher load capacitances should be decoupled with at least  $25\Omega$  of series resistance from each output.

## **Input Pin Protection**

The LT1994's input stage is protected against differential input voltages that exceed 1V by two pairs of back-to-back diodes that protect against emitter base breakdown of the input transistors. In addition, the input pins have steering diodes to either power supply. If the input pair is overdriven, the current should be limited to under 10mA to prevent damage to the IC. The LT1994 also has steering diodes to either power supply on the V<sub>OCM</sub>, and SHDN pins (Pins 2 and 7) and if exposed to voltages that exceed either supply, they too should be current limited to under 10mA.

## **SHDN** Pin

If the SHDN pin (Pin 7) is pulled 2.1V below the positive supply, an internal current is generated that is used to power down the LT1994. The pin will have the Thevenin equivalent impedance of approximately  $55k\Omega$  to V<sup>+</sup>. If the pin is left unconnected, an internal pull-up resistor of 120k will keep the part in normal active operation. Care should be taken to control leakage currents at this pin to under 1µA to prevent leakage currents from inadvertently putting the LT1994 into shutdown. In shutdown, all biasing current sources are shut off, and the output pins OUT+ and OUT will each appear as open collectors with a nonlinear capacitor in parallel, and steering diodes to either supply. Because of the nonlinear capacitance, the outputs still have the ability to sink and source small amounts of transient current if exposed to significant voltage transients. The inputs (IN+ and IN-) have anti-parallel diodes that can conduct if voltage transients at the input exceed 1V. The inputs also have steering diodes to either supply. The turn-on and turn-off time between the shutdown and active states are on the order of 1µs but depends on the circuit configuration.

LINEAR TECHNOLOGY

## **General Amplifier Applications**

As levels of integration have increased and, correspondingly, system supply voltages decreased, there has been a need for ADCs to process signals differentially in order to maintain good signal-to-noise ratios. These ADCs are typically supplied from a single-supply voltage that can be as low as 2.5V and will have an optimal common mode input range near mid-supply. The LT1994 makes interfacing to these ADCs trivial, by providing both single-ended to differential conversion as well as common mode level shifting. Figure 1 shows a general single-supply application with perfectly matched feedback networks from OUT<sup>+</sup> and OUT<sup>-</sup>. The gain to V<sub>OUTDIFF</sub> from V<sub>INM</sub> and V<sub>INP</sub> is:

$$V_{OUTDIFF} = V_{OUT}^+ - V_{OUT}^- \approx \frac{R_F}{R_I} \bullet (V_{INP} - V_{INM})$$

Note from the above equation that the differential output voltage  $(V_{OUT}^+ - V_{OUT}^-)$  is completely independent of input and output common mode voltages, or the voltage at the common mode pin. This makes the LT1994 ideally suited pre-amplification, level shifting, and conversion of single-ended signals to differential output signals in preparation for driving differential input ADCs.




Figure 1. Test Circuit

#### **Effects of Resistor Pair Mismatch**

Figure 2 shows a circuit diagram that takes into consideration that real world resistors will not perfectly match. Assuming infinite open-loop gain, the differential output relationship is given by the equation:

$$\begin{split} &V_{OUTDIFF} = {V_{OUT}}^+ - {V_{OUT}}^- \cong \frac{R_F}{R_I} \bullet V_{INDIFF} + \\ &\frac{\Delta \beta}{\beta_{AVG}} \bullet V_{ICM} - \frac{\Delta \beta}{\beta_{AVG}} \bullet V_{OCM}, \end{split}$$

where:

 $R_F$  is the average of  $R_{F1}$  and  $R_{F2}$ , and  $R_I$  is the average of  $R_{I1}$  and  $R_{I2}$ .

 $\beta_{AVG}$  is defined as the average feedback factor (or gain) from the outputs to their respective inputs:

$$\beta_{AVG} = \frac{1}{2} \bullet \left( \frac{R_{I2}}{R_{I2} + R_{F2}} + \frac{R_{I1}}{R_{I1} + R_{F1}} \right)$$

 $\Delta\beta$  is defined as the difference in feedback factors:

$$\Delta\beta = \frac{R_{l2}}{R_{l2} + R_{F2}} - \frac{R_{l1}}{R_{l1} + R_{F1}}$$




Figure 2. Real-World Application

 $V_{ICM}$  is defined as the average of the two input voltages,  $V_{INP}$  and  $V_{INM}$  (also called the input common mode voltage):

$$V_{ICM} = \frac{1}{2} \bullet \left( V_{INP} + V_{INM} \right)$$

and V<sub>INDIFF</sub> is defined as the difference of the input voltages:

$$V_{INDIFF} = V_{INP} - V_{INM}$$

When the feedback ratios mismatch ( $\Delta\beta$ ), common mode to differential conversion occurs.

Setting the differential input to zero ( $V_{INDIFF} = 0$ ), the degree of common mode to differential conversion is given by the equation:

$$\begin{aligned} &V_{OUTDIFF} = {V_{OUT}}^+ - {V_{OUT}}^- \approx \\ &\left( {V_{ICM} - V_{OCM}} \right) \bullet \frac{{\Delta \beta }}{{\beta _{AVG}}} \\ & \\ &V_{INDIFF} = 0 \end{aligned}$$

In general, the degree of feedback pair mismatch is a source of common mode to differential conversion of both signals and noise. Using 1% resistors or better will provide about 28dB of common mode rejection. Using 0.1% resistors will provide about 48dB of common mode rejection. A low impedance ground plane should be used as a reference for both the input signal source and the  $V_{OCM}$  pin. A direct short of  $V_{OCM}$  to this ground plane or bypassing the  $V_{OCM}$  with a high quality  $0.1\mu F$  ceramic capacitor to this ground plane will further mitigate against common mode signals from being converted to differential.

## **Input Impedance and Loading Effects**

The input impedance looking into the  $V_{INP}$  or  $V_{INM}$  input of Figure 1 depends on whether or not the sources  $V_{INP}$  and  $V_{INM}$  are fully differential. For balanced input sources  $(V_{INP} = -V_{INM})$ , the input impedance seen at either input is simply:

$$R_{INP} = R_{INM} = R_{I}$$

For single-ended inputs, because of the signal imbalance at the input, the input impedance actually increases over the balanced differential case. The input impedance looking into either input is:

$$R_{INP} = R_{INM} = \frac{R_I}{\left(1 - \frac{1}{2} \bullet \left\lceil \frac{R_F}{R_I + R_F} \right\rceil \right)}$$

Input signal sources with non-zero output impedances can also cause feedback imbalance between the pair of feedback networks. For the best performance, it is recommended that the source's output impedance be compensated for. If input impedance matching is required by the source, R1 should be chosen (see Figure 3):

$$R1 = \frac{R_{INM} \cdot R_{S}}{R_{INM} - R_{S}}$$

According to Figure 3, the input impedance looking into the differential amp ( $R_{INM}$ ) reflects the single-ended source case. thus:

$$R_{INM} = \frac{R_I}{\left(1 - \frac{1}{2} \bullet \left[\frac{R_F}{R_I + R_F}\right]\right)}$$

R2 is chosen to balance R1||R<sub>S</sub>:

$$R2 = \frac{R1 \cdot R_S}{R1 + R_S}$$




Figure 3. Optimal Compensation for Signal-Source Impedance

LINEAR

## Input Common Mode Voltage Range

The LT1994's input common mode voltage ( $V_{ICM}$ ) is defined as the average of the two input voltages,  $V_{IN}^+$ , and  $V_{IN}^-$ . It extends from  $V^-$  to approximately 1.25V below  $V^+$ . The input common mode range depends on the circuit configuration (gain),  $V_{OCM}$  and  $V_{CM}$  (refer to Figure 4). For fully differential input applications, where  $V_{INP} = -V_{INM}$ , the common mode input is approximately:

$$\begin{split} &V_{ICM} = \frac{{V_{IN}}^{+} + {V_{IN}}^{-}}{2} \approx V_{OCM} \bullet \! \left( \frac{R_{I}}{R_{I} + R_{F}} \right) + \\ &V_{CM} \bullet \! \left( \frac{R_{F}}{R_{F} + R_{I}} \right) \end{split}$$

With singled-ended inputs, there is an input signal component to the input common mode voltage. Applying only  $V_{INP}$  (setting  $V_{INM}$  to zero), the input common voltage is approximately:

$$\begin{split} &V_{ICM} = \frac{{V_{IN}}^{+} + {V_{IN}}^{-}}{2} \approx V_{OCM} \bullet \left(\frac{R_I}{R_I + R_F}\right) + \\ &V_{CM} \bullet \left(\frac{R_F}{R_F + R_I}\right) + \frac{V_{INP}}{2} \bullet \left(\frac{R_F}{R_F + R_I}\right) \end{split}$$




Figure 4. Circuit for Common Mode Range

## **Output Common Mode Voltage Range**

The output common mode voltage is defined as the average of the two outputs:

$$V_{OUTCM} = V_{OCM} = \frac{V_{OUT}^+ + V_{OUT}^-}{2}$$

The  $V_{OCM}$  sets this average by an internal common mode feedback loop which internally forces  $V_{OUT}^+ = -V_{OUT}^-$ . The output common mode range extends from approximately 1.1V above  $V^-$  to approximately 0.8V below  $V^+$ . The  $V_{OCM}$  pin sits in the middle of an  $80k\Omega$  to  $80k\Omega$  voltage divider that sets the default mid-supply open-circuit potential.

In single-supply applications, where the LT1994 is used to interface to an ADC, the optimal common mode input range to the ADC is often determined by the ADC's reference. If the ADC makes a reference available for setting the input common mode voltage, it can be directly tied to the  $V_{\rm OCM}$  pin, but must be capable of driving a 40k equivalent resistance that is tied to a mid-supply potential. If an external reference drives the  $V_{\rm OCM}$  pin, it should still be bypassed with a high quality  $0.1\mu F$  capacitor to a low impedance ground plane to filter any thermal noise and to prevent common mode signals on this pin from being inadvertently converted to differential signals.

#### **Noise Considerations**

The LT1994's input referred voltage noise is on the order of  $3nV/\sqrt{Hz}$ . Its input referred current noise is on the order of  $2.5pA/\sqrt{Hz}$ . In addition to the noise generated by the amplifier, the surrounding feedback resistors also contribute noise. The output noise generated by both the amplifier and the feedback components is given by the equation:

$$e_{no} = \sqrt{\frac{\left(e_{ni} \bullet \left[1 + \frac{R_F}{R_I}\right]\right)^2 + 2 \bullet \left(I_n \bullet R_F\right)^2 + 2 \bullet \left(e_{nRI} \bullet \left[\frac{R_F}{R_I}\right]\right)^2 + 2 \bullet e_{nRF}^2}}$$

A plot of this equation and a plot of the noise generated by the feedback components are shown in Figure 6.

The LT1994's input referred voltage noise contributes the equivalent noise of a  $560\Omega$  resistor. When the feedback network is comprised of resistors whose values are less than this, the LT1994's output noise is voltage noise dominant (See Figure 6):

$$e_{no} \approx e_{ni} \cdot \left(1 + \frac{R_F}{R_I}\right)$$

Feedback networks consisting of resistors with values greater than about 10k will result in output noise which is amplifier current noise dominant.

$$e_{no} \approx \sqrt{2} \bullet I_n \bullet R_F$$




Figure 5. Noise Analysis




Figure 6. LT1994 Output Spot Noise vs Spot Noise Contributed by Feedback Network Alone

Lower resistor values always result in lower noise at the penalty of increased distortion due to increased loading of the feedback network on the output. Higher resistor values will result in higher output noise, but improved distortion due to less loading on the output.

Figure 6 shows the noise voltage that will appear differentially between the outputs. The common mode output noise voltage does not add to this differential noise. For optimum noise and distortion performance, use a differential output configuration.

## **Power Dissipation Considerations**

The LT1994 is housed in either an 8-lead MSOP package ( $\theta_{JA}$  = 140°C/W or an 8-lead DD package ( $\theta_{JA}$  = 43°C/W). The LT1994 combines high speed and large output current with a small die and small package so there is a need to be sure the die temperature does not exceed 150°C. In the 8-lead MSOP, LT1994 has its V<sup>-</sup> lead fused to the frame so it is possible to lower the package thermal impedance by connecting the V<sup>-</sup> pin to a large ground plane or metal trace. Metal trace and plated through holes can be used to spread the heat generated by the device to the backside of the PC board. For example, an 8-lead MSOP on a 3/32" FR-4 board with 540mm<sup>2</sup> of 2oz. copper on both sides of the PC board tied to the V<sup>-</sup> pin can drop the  $\theta_{JA}$  from 140°C/W to 110°C/W (see Table 1).

The underside of the DD package has exposed metal (4mm²) from the lead frame where the die is attached. This provides for the direct transfer of heat from the die junction to the printed circuit board to help control the maximum operating junction temperature. The dual-in-line pin arrangement allows for extended metal beyond the ends of the package on the topside (component side) of a circuit board. Table 1 summarizes for the MSOP package, the thermal resistance from the die junction-to-ambient that can be obtained using various amounts of topside, and backside metal (2oz. copper). On multilayer boards, further reductions can be obtained using additional metal on inner PCB layers connected through vias beneath the package.

LINEAR TECHNOLOGY

In general, the die temperature can be estimated from the ambient temperature  $T_A$ , and the device power dissipation  $P_D$ :

$$T_J = T_A^+ + P_D \bullet \theta_{JA}$$

The power dissipation in the IC is a function of the supply voltage, the output voltage, and the load resistance. For fully differential output amplifiers at a given supply voltage ( $\pm V_{CC}$ ), and a given differential load ( $R_{LOAD}$ ), the worst-case power dissipation  $P_{D(MAX)}$  occurs at the worst-case quiescent current ( $I_{Q(MAX)} = 20.5$ mA) and when the load current is given by the expression:

$$I_{LOAD} = \frac{V_{CC}}{R_{LOAD}}$$

The worst-case power dissipation in the LT1994 at

$$I_{LOAD} = \frac{V_{CC}}{R_{LOAD}}$$
 is:

$$P_{D(MAX)} = 2 \bullet V_{CC} \bullet \left(I_{LOAD} + I_{Q(MAX)}\right) - I_{LOAD}^{2} \bullet$$

$$R_{LOAD} = \frac{V_{CC}^{2}}{R_{LOAD}} + 2 \bullet V_{CC} \bullet I_{Q(MAX)}$$

Example: A LT1994 is mounted on a circuit board in a MSOP-8 package ( $\theta_{JA}$  = 140°C/W), and is running off of ±5V supplies driving an equivalent load (external load plus feedback network) of 75 $\Omega$ . The worst-case power that would be dissipated in the device occurs when:

$$P_{D(MAX)} = \frac{V_{CC}^{2}}{R_{LOAD}} + 2 \cdot V_{CC} \cdot I_{Q(MAX)}$$
$$= \frac{5V^{2}}{75\Omega} + 2 \cdot 5V \cdot 17.5MA = 0.54W$$

The maximum ambient temperature the 8-lead MSOP is allowed to operate under these conditions is:

$$T_A = T_{JMAX} - P_D \cdot \theta_{JA} = 150^{\circ}C - (0.54W) \cdot (140^{\circ}C/W) = 75^{\circ}C$$

To operate the device at higher ambient temperature, connect more copper to the V<sup>-</sup> pin to reduce the thermal resistance of the package as indicated in Table 1.

Table 1. LT1994 MSOP Package Thermal Resistivity

COPPER AREA TOPSIDE (mm <sup>2</sup> )	COPPER AREA BACKSIDE (mm²)	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
0	0	140
30	0	135
100	0	130
100	100	120
540	540	110

## **Layout Considerations**

Because the LT1994 is a high speed amplifier, it is sensitive to both stray capacitance and stray inductance. Components connected to the LT1994 should be connected with as short and direct connections as possible. A low noise, low impedance ground plane is critical for the highest performance. In single-supply applications, high quality surface mount 1 $\mu$ F and 0.1 $\mu$ F ceramic bypass capacitors with minimum PCB trace should be used directly across the power supplies V+ to V<sup>-</sup>. In split supply applications, high quality surface mount 1 $\mu$ F and 0.1 $\mu$ F ceramic bypass capacitors should be placed across the power supplies V+ to V<sup>-</sup>, and individual high quality surface mount 0.1 $\mu$ F bypass capacitors should be used from each supply to ground with direct (short) connections.

Any stray parasitic capacitance to ground at the summing junctions, IN+ and IN- should be kept to an absolute minimum even if it means stripping back the ground plane away from any trace attached to this node. This becomes especially true when the feedback resistor network uses resistor values >500 $\Omega$  in circuits with R<sub>F</sub> = R<sub>I</sub>. Excessive peaking in the frequency response can be mitigated by adding small amounts of feedback capacitance around RF (2pF to 5pF). Always keep in mind the differential nature of the LT1994, and that it is critical that the output impedances seen by both outputs (stray or intended) should be as balanced and symmetric as possible. This will help preserve the natural balance of the LT1994, which minimizes the generation of even order harmonics, and preserves the rejection of common mode signals and noise.


It is highly recommended that the V<sub>OCM</sub> pin be either hard tied to a low impedance ground plane (in split supply applications) or bypassed to ground with a high quality



 $0.1\mu F$  ceramic capacitor in single-supply applications. This will help prevent thermal noise from the internal  $80k\Omega-80k\Omega$  voltage divider  $(25nV/\sqrt{Hz})$  and other external sources of noise from being converted to differential noise due to mismatches in the feedback networks. It is also recommended that the resistive feedback networks

be comprised of 1% resistors (or better) to enhance the output common mode rejection. This will also prevent  $V_{OCM}$  input referred common mode noise of the common mode amplifier path (which cannot be filtered) from being converted to differential noise, degrading the differential noise performance.

## SIMPLIFIED SCHEMATIC




# TYPICAL APPLICATIONS

## **Differential 1st Order Lowpass Filter**

Maximum –3dB frequency (f<sub>3dB</sub>) 2MHz

Stopband attenuation: -6dB at 2 • f<sub>3dB</sub> and 14dB at 5 • f<sub>3dB</sub>



Component Calculation:

$$f_{3dB} \le 2MHz \text{ and } Gain \le \frac{2MHz}{f_{3dB}}$$

1. Calculate an absolute value for C11 (C11 $_{\rm abs}$ ) using a specified –3dB frequency

C11<sub>abs</sub> = 
$$\frac{4 \cdot 10^5}{f_{3dB}}$$
 (C11<sub>abs</sub> in pF and f<sub>3dB</sub> in kHz)

- 2. Select a standard 5% capacitor value nearest the absolute value for C11
- 3. Calculate R11 and R21 using the standard 5% C11 value,  $f_{3dB}$  and desired gain

R11 and R21 equations (C11 in pF and f<sub>3dB</sub> in kHz)

$$R21 = \frac{159.2 \cdot 10^{6}}{C11 \cdot f_{3dB}}$$

$$R11 = \frac{R21}{Gain}$$


Example: The specified –3dB frequency is 1MHz Gain = 4

- 1. Using  $f_{3dB} = 1000kHz$ ,  $C11_{abs} = 400pF$
- 2. Nearest standard 5% value to 400pF is 390pF and C11 = C12 = 390pF
- 3. Using  $f_{3dB}$  = 1000kHz, C11 = 390pF and Gain = 4, R21 = R22 = 412 $\Omega$  and R11 = R12 = 102 $\Omega$  (nearest 1% value)

## **Differential 2nd Order Butterworth Lowpass Filter**

Maximum –3dB frequency (f<sub>3dB</sub>) 1MHz

Stopband attenuation: -12dB at  $2 \bullet f_{3dB}$  and -28dB at  $5 \bullet f_{3dB}$ 



Component Calculation:

 Calculate an absolute value for C2 (C2<sub>abs</sub>) using a specified –3dB frequency

$$C2_{abs} = \frac{4 \cdot 10^5}{f_{3dB}}$$
 ( $C2_{abs}$ in pF and  $f_{3dB}$  in kHz) (Note 2)

2. Select a standard 5% capacitor value nearest the absolute value for C2 (C1 = 10 • C2)

# TYPICAL APPLICATIONS

3. Calculate R3, R2 and R1 using the standard 5% C2 value, the specified  $f_{3dB}$  and the specified passband gain (Gn)

$$f_{3dB} \le 1MHz$$
 and  $Gain \le 8.8$  or  $Gain \le \frac{1MHz}{f_{3dB}}$ 

R1, R2 and R3 equations (C2 in pF and f<sub>3dB</sub> in kHz)

R3=
$$\frac{\left(1.121-\sqrt{(1.131-0.127 \bullet Gn)}\right) \bullet 10^8}{(Gn+1) \bullet C2 \bullet f_{3dB}}$$
 (Note 1)

$$R2 = \frac{1.266 \cdot 10^{15}}{R3 \cdot C2^2 \cdot f_{3dB}^2}$$

$$R1 = \frac{R2}{Gn}$$


Example: The specified –3dB frequency is 1MHz Gain = 1

- 1. Using  $f_{3dB} = 1000kHz$ ,  $C2_{abs} = 400pF$
- 2. Nearest standard 5% value to 400pF is 390pF and C21 = C22 = 390pF and C11 = 3900pF
- 3. Using  $f_{3dB}=1000$ kHz, C2=390pF and Gain=1,  $R1=549\Omega$ ,  $R2=549\Omega$  and  $R3=15.4\Omega$  (nearest 1% values).  $R11=R21=549\Omega$ ,  $R21=R22=549\Omega$  and  $R31=R32=15.4\Omega$ .

Note 1: The equations for R1, R2, R3 are ideal and do not account for the finite gain bandwidth product (GBW) of the LT1994 (70MHz). The maximum gain is set by the C1/C2 ratio (which for convenience is set equal to ten).

Note 2: The calculated value of a capacitor is chosen to produce input resistors less than  $600\Omega$ . If a higher value input resistance is required then multiply all resistor values and divide all capacitor values by the same number.


## A Single-Ended to Differential Voltage Conversion with Source Impedance Matching and Level Shifting



# PACKAGE DESCRIPTION

## DD Package 8-Lead Plastic DFN (3mm $\times$ 3mm)

(Reference LTC DWG # 05-08-1698)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS

#### NOTE

- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1)
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

#### MS8 Package 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660 Rev F)

