

### LT3050 Series

### **FEATURES**

- Output Current Monitor: 1/100<sup>th</sup> of I<sub>OUT</sub>
- **n** Fault Indicator: Current Limit, Minimum I<sub>OUT</sub> or **Thermal Limit**
- <sup>n</sup> **Output Current: 100mA**
- Dropout Voltage: 340mV
- Input Voltage Range: **1.6V** to 45V
- Programmable Precision Current Limit: ±5%
- **n** Programmable Minimum I<sub>OUT</sub> Monitor
- **E** Low Noise: 30μV<sub>RMS</sub> (10Hz to 100kHz)
- Adjustable Output ( $V_{REF} = V_{OUT(MIN)} = 0.6V$ )<br>Fixed Output Voltages: 3.3V, 5V
- Fixed Output Voltages: 3.3V, 5V
- Output Tolerance: ±2% Over Line, Load and Temperature
- Stable with Low ESR, Ceramic Output Capacitors (2.2μF minimum)
- Shutdown Current: <1µA
- Reverse-Battery, Reverse-Output and Reverse-Current Protection
- Thermal Limit Protection
- 12-Lead 3mm  $\times$  2mm DFN and MSOP Packages

### **APPLICATIONS**

- **Protected Antenna Supplies**
- Automotive Telematics
- $\blacksquare$  Industrial Applications (Trucks, Forklifts, etc.)
- $\blacksquare$  High Reliability Applications

### **DESCRIPTION** 100mA, Linear Regulator with Precision Current Limit and Diagnostic Outputs

The LT®3050 series are micro-power, low noise, low dropout voltage (LDO) linear regulators. The devices supply 100mA of output current with a dropout voltage of 340mV. A 10nF bypass capacitor reduces output noise to  $30\mu V<sub>RMS</sub>$  in a 10Hz to 100kHz bandwidth and soft-starts the reference. The LT3050's  $\pm$ 45V input voltage rating combined with its precision current limit and diagnostic functions make the IC an ideal choice for robust, high reliability applications.

A single resistor programs the LT3050's current limit, accurate to ±5% over a wide input voltage and temperature range. A single resistor programs the LT3050's minimum output current monitor, useful for detecting open-circuit conditions. The current monitor function sources a current equal to 1/100th of output current. A logic FAULT pin asserts low if the LT3050 is in current limit, operating below its minimum output current (open-circuit) or is in thermal shutdown.

The LT3050 optimizes stability and transient response with low ESR ceramic capacitors, requiring a minimum of 2.2µF. The LT3050 is available in fixed output voltages of 3.3V and 5V, and as an adjustable version with an output voltage range down to the 0.6V reference.The LT3050 is available in the thermally-enhanced 12-Lead  $3$ mm  $\times$  2mm DFN and MSOP packages.

 $LT$ , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

### **TYPICAL APPLICATION**



#### **External Current Limit RIMAX = 1.15k**







#### **ABSOLUTE MAXIMUM RATINGS (Note 1)**





# **PIN CONFIGURATION**



# **ORDER INFORMATION**





# **ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

#### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 2)





#### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 2)





#### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating **temperature range, otherwise specifications are at**  $T_A = 25^{\circ}C$ **. (Note 2)**



**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Absolute maximum input-to-output differential voltage is not achievable with all combinations of rated IN pin and OUT pin voltages. With the IN pin at 50V, the OUT pin may not be pulled below 0V. The total differential voltage from IN to OUT must not exceed ±50V.

Note 2: The LT3050 is tested and specified under pulse load conditions such that  $T_J \sim T_A$ . The LT3050E is 100% production tested at  $T_A = 25^{\circ}$ C. Performance at –40°C and 125°C is assured by design, characterization and correlation with statistical process controls. The LT3050I is guaranteed over the full –40°C to 125°C operating junction temperature range. The LT3050MP is 100% tested over the –55°C to 125°C operating junction temperature range.

**Note 3:** The LT3050 adjustable version is tested and specified for these conditions with ADJ pin connected to the OUT pin.

**Note 4:** Maximum junction temperature limits operating conditions. Regulated output voltage specifications do not apply for all possible combinations of input voltage and output current. If operating at the maximum input voltage, limit the output current range. If operating at the maximum output current, limit the input voltage range.

**Note 5:** Dropout voltage is the minimum differential IN-to-OUT voltage needed to maintain regulation at a specified output current. In dropout, the output voltage equals ( $V_{IN}$  -  $V_{DROPOUT}$ ). For some output voltages, minimum input voltage requirements limit dropout voltage.

**Note 6:** To satisfy minimum input voltage requirements, the LT3050 adjustable version is tested and specified for these conditions with an external resistor divider (60k bottom, 440k top) which sets  $V_{\text{OUT}}$  to 5V. The external resistor divider adds 10μA of DC load on the output. This external current is not factored into GND pin current.

**Note 7:** GND pin current is tested with  $V_{IN} = V_{OUT(NOMINAL)} + 0.6V$  and a current source load. GND pin current increases in dropout. For the fixed output voltage versions, an internal resistor divider adds about

10μA to GND pin current. See the GND Pin Current curves in the Typical Performance Characteristics section.

**Note 8:** Current limit varies inversely with the external resistor value tied from the  $I_{MAX}$  pin to GND. For detailed information on how to set the I<sub>MAX</sub> pin resistor value, please see the Operation section. If a programmed current limit is not needed, the  $I_{MAX}$  pin must be tied to GND and internal protection circuitry implements short-circuit protection as specified.

**Note 9:** The I<sub>MIN</sub> fault condition asserts if the output current falls below the  $I_{MIN}$  threshold defined by an external resistor from the  $I_{MIN}$  pin to GND. For detailed information on how to set the I<sub>MIN</sub> pin resistor value, please see the Operation section.  $I_{MIN}$  settings below the Minimum  $I_{MIN}$  Accuracy specification in the Electrical Characteristics section are not guaranteed to  $\pm$  10% tolerance. If the  $I_{\text{MIN}}$  fault condition is not needed, the  $I_{\text{MIN}}$  pin must be left floating (unconnected).

**Note 10:** The current monitor ratio varies slightly when  $V_{IMON} \neq V_{OUT}$ . For detailed information on how to calculate the output current from the  $I_{MON}$ pin, please see the Operation section. If the current monitor function is not needed, the I<sub>MON</sub> pin must be tied to GND.

**Note 11:** To satisfy requirements for minimum input voltage, current limit is tested at  $V_{IN} = V_{OUT(NOMINAL)} + 1V$  or  $V_{IN} = 2.2V$ , whichever is greater.

**Note 12:** ADJ pin bias current flows out of the ADJ pin:

**Note 13:** SHDN pin current flows into the SHDN pin.

**Note 14:** Reverse output current is tested with the IN pin grounded and the OUT pin forced to the specified voltage. This current flows into the OUT pin and out of the GND pin.

**Note 15:** 100mA of output current does not apply to the full range of input voltage due to the internal current limit foldback.

**Note 16:** The ADJ pin cannot be externally driven for fixed output voltage options. LTC allows the use of a small feedforward capacitor from OUT to ADJ to reduce noise and improve transient response. See the Bypass Capacitance section of the Applications Information.









**TLINEAR** 



7

# LT3050 Series

### **TYPICAL PERFORMANCE CHARACTERISTICS TJ = 25°C, unless otherwise noted.**

















#### **External Current Limit RIMAX = 2.26k**





#### **External Current Limit RIMAX = 2.26k**



3050fa



10











### **PIN FUNCTIONS**

**REF/BYP (Pin 1):** Bypass/Soft-Start. Connecting a single capacitor from this pin to GND bypasses the LT3050's reference noise and soft-starts the reference. A 10nF bypass capacitor typically reduces output voltage noise to  $30\mu V<sub>RMS</sub>$  in a 10Hz to 100kHz bandwidth. Soft-start time is directly proportional to the REF/BYP capacitor value. If the LT3050 is placed in shutdown, REF/BYP is actively pulled low by an internal device to reset soft-start. If low noise or soft-start performance is not required, this pin must be left floating (unconnected). Do not drive this pin with any active circuitry. Because the REF/BYP pin is the reference input to the error amplifier, stray capacitance at this point should be minimized. Special attention should be given to any stray capacitances that can couple external signals onto the REF/BYP pin producing undesirable output transients or ripple. A minimum REF/BYP capacitance of 100pF is recommended.

**IMIN (Pin 2):** Minimum Output Current Programming Pin. This pin is the collector of a PNP current mirror that outputs 1/200th of the power PNP load current. This pin is also the input to the minimum output current fault comparator. Connecting a resistor between I<sub>MIN</sub> and GND sets the minimum output current fault threshold. For detailed information on how to set the  $I_{MIN}$  pin resistor value, please see the Operation section.

A small external decoupling capacitor (10nF minimum) is required to improve  $I_{MIN}$  PSRR. If minimum output current programming is not required, the  $I_{MIN}$  pin must be left floating (unconnected).

**FAULT (Pin 3):** Fault Pin. This is an open collector logic pin which asserts during current limit, thermal limit or a minimum current fault condition. The maximum low logic output level is defined for sinking 100μA of current. Off state logic may be as high as 45V without damaging internal circuitry regardless of the  $V_{IN}$  used.

**SHDN (Pin 4):** Shutdown. Pulling the SHDN pin low puts the LT3050 into a low power state and turns the output off. Drive the SHDN pin with either logic or an open collector/drain with a pull-up resistor. The resistor supplies the pull-up current to the open collector/drain logic, normally several microamperes, and the SHDN pin current, typically less than  $2\mu A$ . If unused, connect the  $\overline{SHDN}$  pin to IN. The LT3050 does not function if the SHDN pin is not connected. The SHDN pin cannot be driven below GND unless tied to the IN pin. If the SHDN pin is driven below GND while IN is powered, the output may turn on. SHDN pin logic cannot be referenced to a negative rail.

**IN (Pin 5,6):** Input. These pins supply power to the device. The LT3050 requires a local IN bypass capacitor if it is located more than six inches from the main input filter capacitor. In general, battery output impedance rises with frequency, so adding a bypass capacitor in battery powered circuits is advisable. A minimum input of 1μF generally suffices.

**OUT (Pin 7,8):** Output. These pins supply power to the load. Stability requirements demand a minimum 2.2μF ceramic output capacitor to prevent oscillations. Large load transient applications require larger output capacitors to limit peak voltage transients. See the Applications Information section for details on transient response and reverse output characteristics. Permissible output voltage range for the adjustable voltage version is 600mV to 44.5V. The top of the resistor divider setting output voltage in the fixed 3.3V and 5V versions connects directly to OUT on the IC.

**ADJ (Pin 9):** Adjust. This pin is the error amplifier's inverting terminal. Its typical bias of 16nA current flows out of the pin (see curve of ADJ Pin Bias Current vs. Temperature in the Typical Performance Characteristics section). The typical ADJ pin voltage is 600mV referenced to GND.

**GND (PIN 10, Exposed Pad Pin 13):** Ground. The exposed pad of the DFN and MSOP packages is an electrical connection to GND. To ensure proper electrical and thermal performance, solder Pin 13 to the PCB ground and tie directly to Pin 10. Connect the bottom of the output voltage setting resistor divider directly to GND (Pin 10) for optimum load regulation performance.

**IMAX (Pin 11):** Precision Current Limit Programming Pin. This pin is the collector of a current mirror PNP that is  $1/200$ <sup>th</sup> the size of the output power PNP. This pin is also the input to the current limit amplifier. Current limit threshold is set by connecting a resistor between the  $I_{MAX}$ pin and GND.



### **PIN FUNCTIONS**

**BLOCK DIAGRAM**

For detailed information on how to set the  $I_{MAX}$  pin resistor value, please see the Operation section.

The  $I_{MAX}$  pin requires a 10nF decoupling capacitor to ground. If not used, tie  $I_{MAX}$  to GND.

**I<sub>MON</sub> (Pin 12):** Output Current Monitor. This pin is the collector of a PNP current mirror that outputs 1/100<sup>th</sup>

of the power PNP current. When  $OUT = I_{MON}$ , the pin current exactly equals 1/100<sup>th</sup> that of the output current. For detailed information on how to calculate the output current from the  $I_{MON}$  pin, please see the Operation section. The  $I_{MON}$  pin requires a small (22nF minimum) external decoupling capacitor. If the I<sub>MON</sub> pin is not used, it must be tied to GND.

#### $\overline{1}$ – + +  $\overline{A}$  SHDN  $\overline{A}$   $\overline{B}$  are  $\overline{A}$   $\overline{B}$  are  $\overline{B}$  $\sqrt{9}$ 11 12 2 3 1  $\overline{\mathsf{I}}$ 5, 6  $\mathsf{\Sigma}$  R1  $\sum_{\pm}^{R1}$  $\n <sub>D1</sub>\n$ Q3 QIMIN  $1/200$ QI<sub>MON</sub><br>1/100 QI<sub>MAX</sub><br>1/200 0POWER 1 I<sub>MAX</sub> IMIN FAULT I<sub>MON</sub> QFAULT U1 GND<br>10, 13 REF/BYP **SHDN** ADJ 30k R4 OUT IDEAL DIODE D3  $0<sub>2</sub>$ D2 ERROR AMPLIFIER THERMAL/ CURRENT LIMITS CURRENT LIMIT AMPLIFIER 100k R3 IMIN **COMPARATOR** 100k R2 REFERENCE 3050 BD01 OUT 7, 8  $+$  $\frac{1}{\pi}$  $\xi_{\tiny{\sf R2}}$









### **OPERATION**

#### **I<sub>MON</sub>** Pin Operation (Current Monitor)

The  $I_{MON}$  pin is the collector of a PNP which mirrors the LT3050 output PNP at a ratio of 1:100 (see block diagram on page 11). The current sourced by the  $I_{MON}$  pin is  $\sim$ 1/100<sup>th</sup> of the current sourced by the OUT pin when the  $I_{MON}$  and OUT pin voltages are equal and the device is not operating in dropout. If the  $I_{MON}$  and OUT pin voltages are not the same, the ratio deviates from 1/100 due to the Early voltages of the  $I_{MON}$  and OUT PNPs according to the equation:

$$
\frac{I_{IMON}}{I_{OUT}} = \frac{1}{I_{MONR}} \bullet \left( \frac{70 + V_{IN} - V_{IMON}}{70 + V_{IN} - V_{OUT}} \right)
$$

Early Voltage Compensation

where the Early voltage of the PNPs is 70V and  $I_{MONR}$  is a variable which represents the  $I_{\text{OUT}}$  to  $I_{\text{MON}}$  current ratio.  $I_{MONR}$  varies with  $V_{IN}$  to  $V_{OUT}$  voltage according to the empirically derived equation:

$$
I_{MONR} = 97 + 5 \cdot \log_{10} (1 + V_{IN} - V_{OUT})
$$
 for  $(V_{IN} - V_{OUT})$   
\n $\ge 0.5$ 

 $I_{MONR} = 96 + 2 \cdot (V_{IN} - V_{OIII})$  for  $(V_{IN} - V_{OIII})$  < 0.5

The I<sub>MON</sub> pin current can be converted into a voltage for use by monitoring circuitry simply by connecting the  $I_{MON}$ pin to a resistor.

Connecting a resistor from  $I_{MON}$  to GND converts the  $I_{MON}$  pin current into a voltage that can be monitored by circuitry such as an ADC.

For example, a 1.2k resistor results in a  $I_{MON}$  pin voltage of 1.2V for an output current of 100mA and an output voltage of 1.2V.

The output current of the device can be calculated from the  $I_{MON}$  pin voltage by the following equation:

$$
I_{OUT} = I_{MONR} \cdot \frac{V_{IMON}}{R_{IMON}} \cdot \frac{(70 + V_{IN} - V_{OUT})}{(70 + V_{IN} - V_{IMON})}
$$
  
Equation 1000  
Early VoltageComparison

A small decoupling capacitor (22nF minimum) from  $I_{MON}$ to GND is required to improve  $I_{MON}$  pin power supply rejection. If the current monitor is not needed, it must be tied to GND.

#### **Open Circuit Detection (IMIN Pin)**

The  $I_{\text{MIN}}$  pin is the collector of a PNP which mirrors the LT3050 output at a ratio of approximately 1:200 (see block diagram on page 11). The  $I_{MIN}$  fault comparator asserts the  $\overline{FAULT}$  pin if the  $I_{MIN}$  pin voltage is below 0.6V. This low output current fault threshold voltage  $(I_{\text{OPFN}})$  is set by attaching a resistor from  $I_{MIN}$  to GND.

$$
R_{IMIN} = \frac{119.85 - (1.68 - 36.8 \cdot I_{OPEN}) \cdot V_{OUT}}{I_{OPEN}}
$$

This equation is empirically derived and partially compensates for early voltage effects in the  $I_{\text{MIN}}$  current mirror. It is valid for an input voltage range from 0.6V above the output to 10V above the output. It is valid for output voltages up to 12V. The accuracy of this equation for setting the resistor value is approximately  $\pm 2\%$ . Unit values are Amps, Volts, and Ohms.

If the open circuit detection function is not needed, the  $I_{\text{MIN}}$ pin must be left floating (unconnected). A small decoupling capacitor (10nF minimum) from  $I_{MIN}$  to GND is required to improve  $I_{MIN}$  pin power supply rejection and to prevent FAULT pin glitches.

See the Typical Performance Characteristics section for additional information.



# **OPERATION**

#### **External Programmable Current Limit (I<sub>MAX</sub> Pin)**

The  $I_{MAX}$  pin is the collector of a PNP which mirrors the LT3050 output at a ratio of approximately 1:200 (see Block Diagram). The  $I_{MAX}$  pin is also the input to the precision current limit amplifier. If the output load increases to the point where it causes the  $I_{MAX}$  pin voltage to reach 0.6V, the current limit amplifier takes control of output regulation so that the  $I_{MAX}$  pin clamps at 0.6V, regardless of the output voltage. The current limit threshold  $(I_{LIMIT})$  is set by attaching a resistor ( $R_{IMAX}$ ) from  $I_{MAX}$  to GND:

$$
R_{IMAX} = \frac{119.22 - 0.894 \cdot V_{OUT}}{I_{LIMIT}}
$$

This equation is empirically derived and partially compensates for early voltage effects in the I<sub>MAX</sub> current mirror. It is valid for an input voltage range from 0.6V above the output to 10V above the output. It is valid for output voltages up to 12V. The accuracy of this equation for setting the resistor value is approximately  $\pm 1\%$ . Unit values are Amps, Volts, and Ohms.

In cases where the IN to OUT voltage exceeds 10V, foldback current limit will lower the internal current level limit, possibly causing it to preempt the external programmable current limit. See the Internal Current Limit vs  $V_{IN} - V_{OUIT}$ graph in the Typical Performance Characteristics section.

If the external programmable current limit is not needed, the  $I_{MAX}$  pin must be connected to GND. The  $I_{MAX}$  pin requires a 10nF decoupling capacitor.

See the Typical Performance Characteristics section for additional information.

### **FAULT Pin Operation**

The FAULT pin is an open collector logic pin which asserts during internal current limit, precision current limit, thermal limit, or a minimum current fault. There is no internal pull-up on the FAULT pin; an external pull-up resistor is required. The FAULT pin provides drive for up to 100μA of pull-down current. Off state logic may be as high as 45V, regardless of the input voltage used. When asserted, the FAULT pin drive circuitry adds 50μA (nominal) of GND pin current.

Depending on the  $I_{\text{MIN}}$  capacitance, BYP capacitance, and OUT capacitance, the FAULT pin may assert during startup. Consideration should be given to masking the FAULT signal during startup. The FAULT pin circuitry is inactive (not asserted) during shutdown and when the OUT pin is pulled above the IN pin.

#### **Operation in Dropout**

The LT3050 contains circuitry which prevents the PNP output power device from saturating in dropout. This also keeps the  $I_{MON}$ ,  $I_{MIN}$ , and  $I_{MAX}$  current mirrors functioning accurately, even in dropout. However, this anti-saturation circuitry becomes less active at lower output currents, so there is some degradation of current mirror function for output currents less than 10mA.



The LT3050 is a micropower, low noise and low dropout voltage, 100mA linear regulator with micropower shutdown, programmable current limit, and diagnostic functions. The device supplies up to 100mA at a typical dropout voltage of 340mV and operates over a 2.2V to 45V input range.

A single external capacitor can provide low noise reference performance and output soft-start functionality. For example, connecting a 10nF capacitor from the REF/BYP pin to GND lowers output noise to  $30 \mu V_{RMS}$  over a 10Hz to 100kHz bandwidth. This capacitor also soft-starts the reference and prevents output voltage overshoot at turn-on.

The LT3050's quiescent current is merely 45μA but provides fast transient response with a minimum low ESR 2.2μF ceramic output capacitor. In shutdown, quiescent current is less than 1μA and the reference soft-start capacitor is reset.

The LT3050 optimizes stability and transient response with low ESR, ceramic output capacitors. The regulator does not require the addition of ESR as is common with other regulators. The LT3050 typically provides 0.1% line regulation and 0.1% load regulation. Internal protection circuitry includes reverse-battery protection, reverseoutput protection, reverse-current protection, current limit with fold-back and thermal shutdown.

This "bullet-proof" protection set makes it ideal for use in battery-powered, automotive and industrial systems.

In battery backup applications where the output is held up by a backup battery and the input is pulled to ground, the LT3050 acts like it has a diode in series with its output and prevents reverse current flow.

#### **Adjustable Operation**

The adjustable LT3050 has an output voltage range of 0.6V to 44.5V. The output voltage is set by the ratio of two external resistors, as shown in Figure 1. The device servos the output to maintain the ADJ pin voltage at 0.6V

referenced to ground. The current in R1 is then equal to 0.6V/R1, and the current in R2 is the current in R1 minus the ADJ pin bias current.



**Figure 1. Adjustable Operation**

The ADJ pin bias current, 16nA at  $25^{\circ}$ C, flows from the ADJ pin through R1 to GND. Calculate the output voltage using the formula in Figure 1. The value of R1 should be no greater than 124k to provide a minimum 5μA load current so that output voltage errors, caused by the ADJ pin bias current, are minimized. Note that in shutdown, the output is turned off and the divider current is zero. Curves of ADJ Pin Voltage vs Temperature and ADJ Pin Bias Current vs Temperature appear in the Typical Performance Characteristics Section.

The LT3050 is tested and specified with the ADJ pin tied to the OUT pin, yielding  $V_{\text{OUT}} = 0.6V$ . Specifications for output voltages greater than 0.6V are proportional to the ratio of the desired output voltage to 0.6V:  $V_{\text{OUT}}/0.6V$ . For example, load regulation for an output current change of 1mA to 100mA is  $-0.2$ mV (typical) at  $V_{\text{OUT}} = 0.6$ V. at  $V_{OUT}$  = 12V, load regulation is:

$$
\frac{12V}{0.6V} \cdot (-0.2mV) = -4mV
$$



Table 1 shows 1% resistor divider values for some common output voltages with a resistor divider current of 5μA.





#### **Bypass Capacitance, Output Voltage Noise and Transient Response**

The LT3050 regulator provides low output voltage noise over the 10Hz to 100kHz bandwidth while operating at full load with the addition of a reference bypass capacitor  $(C_{REF/RYP})$  from the REF/BYP pin to GND. A good quality, low leakage capacitor is recommended. This capacitor will bypass the internal reference of the regulator, providing a low frequency noise pole. With the use of 10nF for  $C_{\text{REF/RYP}}$ the output voltage noise decreases to as low as  $30 \mu V_{RMS}$ when the output voltage is set for 0.6V. For higher output voltages (generated by using a feedback resistor divider), the output voltage noise gains up accordingly when using CREF/BYP by itself.

To lower the output voltage noise for higher output voltages, include a feedforward capacitor ( $C_{FF}$ ) from  $V_{OUT}$  to the ADJ pin. A good quality, low leakage capacitor is recommended. This capacitor will bypass the error amplifier of the regulator, providing a low frequency noise pole. With the use of 10nF for both  $C_{FF}$  and  $C_{REF/BYP}$ , output voltage noise decreases to  $30\mu V_{RMS}$  when the output voltage is set to 5V by a 5μA feedback resistor divider. If the current in the feedback resistor divider is doubled,  $C_{FF}$  must also be doubled to achieve equivalent noise performance.

Higher values of output voltage noise are often measured if care is not exercised with regard to circuit layout and testing. Crosstalk from nearby traces induces unwanted noise onto the LT3050's output. Power supply ripple rejection must also be considered. The LT3050 regulator does not have unlimited power supply rejection and passes a small portion of the input noise through to the output.

Using a feedforward capacitor ( $C_{FF}$ ) from  $V_{OUT}$  to the ADJ pin has the added benefit of improving transient response for output voltages greater than 0.6V. With no feedforward capacitor, the settling time will increase as the output voltage is raised above 0.6V. Use the equation in Figure 2 to determine the minimum value of  $C_{FF}$  to achieve a transient response that is similar to 0.6V output voltage performance regardless of the chosen output voltage (See Figure 3 and Transient Response in the Typical Performance Characteristics section).

During start-up, the internal reference will soft-start if a reference bypass capacitor is present. Regulator startup time is directly proportional to the size of the bypass capacitor, slowing to 6ms with a 10nF bypass capacitor (See Start-up Time vs REF/BYP Capacitor in the Typical Performance Characteristics section). The reference bypass capacitor is actively pulled low during shutdown to reset the internal reference.



**Figure 2. Feedforward Capacitor for Fast Transient Response**



**Figure 3. Transient Response vs Feedforward Capacitor**



Start-up time is also affected by the presence of a feedforward capacitor. Start-up time is directly proportional to the size of the feedforward capacitor and the output voltage, and is inversely proportional to the feedback resistor divider current, slowing to 15ms with a 4.7nF feedforward capacitor and a 10μF output capacitor for an output voltage set to 5V by a 5μA feedback resistor divider.

#### **Output Capacitance**

The LT3050 regulator is stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. Use a minimum output capacitor of 2.2μF with an ESR of 3 $\Omega$  or less to prevent oscillations. If a feedforward capacitor is used with output voltages set for greater than 24V, use a minimum output capacitor of 4.7μF. The LT3050 is a micropower device and output load transient response is a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors, used to decouple individual components powered by the LT3050, increase the effective output capacitor value. For applications with large load current transients, a low ESR ceramic capacitor in parallel with a bulk tantalum capacitor often provides an optimally damped response.



**Figure 4. Ceramic Capacitor DC Bias Characteristics**

Give extra consideration to the use of ceramic capacitors. Manufacturers make ceramic capacitors with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics provide high C-V products in a small package at low cost, but exhibit strong voltage and temperature coefficients, as shown in Figures 4 and 5. When used with a 5V regulator, a 16V 10μF Y5V capacitor can exhibit an effective value as low as 1μF to 2μF for the DC bias voltage applied, and over the operating temperature range. The X5R and X7R dielectrics yield much more stable characteristics and are more suitable for use as the output capacitor.

The X7R type works over a wider temperature range and has better temperature stability, while the X5R is less expensive and is available in higher values. Care still must be exercised when using X5R and X7R capacitors; the X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance change due to DC bias with X5R and X7R capacitors is better than Y5V and Z5U capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltage should be verified.



**Figure 5. Ceramic Capacitor Temperature Characteristics**



# LT3050 Series

### **APPLICATIONS INFORMATION**



**Figure 6. Noise Resulting from Tapping on a Ceramic Capacitor**

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress is induced by vibrations in the system or thermal transients. The resulting voltages produced cause appreciable amounts of noise. A ceramic capacitor produced the trace in Figure 6 in response to light tapping from a pencil. Similar vibration induced behavior can masquerade as increased output voltage noise.

#### **Overload Recovery**

Like many IC power regulators, the LT3050 has safe operating area protection. The safe area protection decreases current limit as input-to-output voltage increases, and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. The LT3050 provides some output current at all values of input-to-output voltage up to the device breakdown.

When power is first applied, the input voltage rises and the output follows the input; allowing the regulator to start-up into very heavy loads. During start-up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur wherein the removal of an output short will not allow the output to recover. Other regulators, such as the LT1083/LT1084/ LT1085 family and LT1764A also exhibit this phenomenon, so it is not unique to the LT3050. The problem occurs with

a heavy output load when the input voltage is high and the output voltage is low. Common situations are: immediately after the removal of a short-circuit or if the shutdown pin is pulled high after the input voltage is already turned on. The load line for such a load intersects the output current curve at two points. If this happens, there are two stable output operating points for the regulator. With this double intersection, the input power supply needs to be cycled down to zero and brought up again to make the output recover.

#### **Thermal Considerations**

The LT3050's maximum rated junction temperature of 125°C limits its power handling capability. Two components comprise the power dissipated by the device:

- 1. Output current multiplied by the input/output voltage differential:  $I_{\text{OUT}} \cdot (V_{\text{IN}} - V_{\text{OUT}})$ , and
- 2. GND pin current multiplied by the input voltage: IGND • VIN

GND pin current is determined using the GND Pin Current curves in the Typical Performance Characteristics section. Power dissipation equals the sum of the two components listed above.

The LT3050 regulator has internal thermal limiting that protects the device during overload conditions. For continuous normal conditions, do not exceed the maximum junction temperature of 125°C. Carefully consider all sources of thermal resistance from junction-to-ambient including other heat sources mounted in proximity to the LT3050.

The undersides of the LT3050 DFN and MSOP packages have exposed metal from the lead frame to the die attachment. These packages allow heat to directly transfer from the die junction to the printed circuit board metal to control maximum operating junction temperature. The dual-in-line pin arrangement allows metal to extend beyond the ends of the package on the topside (component side) of a PCB. Connect this metal to GND on the PCB. The multiple IN and OUT pins of the LT3050 also assist in spreading heat to the PCB.



For surface mount devices, heat sinking is accomplished by using the heat spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through-holes also can spread the heat generated by power devices. The following tables list thermal resistance as a function of copper area in a fixed board size. All measurements were taken in still air on a four-layer FR-4 board with one ounce solid internal planes and two ounce external trace planes with a total board thickness of 1.6mm. For further information on thermal resistance and using thermal information, refer to JEDEC standard JESD51, notably JESD51-12.

**Table 1. MSOP Measured Thermal Resistance**

<b>COPPER AREA</b>		<b>BOARD</b>	<b>THERMAL RESISTANCE</b>
<b>TOPSIDE</b>	<b>BACKSIDE</b>	<b>AREA</b>	(JUNCTION-TO-AMBIENT)
	2500 sq mm   2500 sq mm	2500 sq mm	$40^{\circ}$ C/W
	1000 sq mm   2500 sq mm	2500 sq mm	$41^{\circ}$ C/W
$225$ sq mm	$2500$ sq mm	2500 sq mm	$43^{\circ}$ C/W
$100$ sq mm	2500 sq mm	2500 sq mm	$45^{\circ}$ C/W

#### **Table 2. DFN Measured Thermal Resistance**



### **Calculating Junction Temperature**

Example: Given an output voltage of 5V, an input voltage range of  $12V \pm 5$ %, a maximum output current range of 75mA and a maximum ambient temperature of 85°C, what will the maximum junction temperature be?

The power dissipated by the device equals:

 $I_{\text{OUT}(MAX)}$  \*  $(V_{\text{IN}(MAX)} - V_{\text{OUT}}) + I_{\text{GND}}$  \*  $V_{\text{IN}(MAX)}$ 

where,

```
I_{\text{OUT} (MAX)} = 75 \text{mA}
```
 $V_{IN(MAX)} = 12.6V$ 

 $I_{GND}$  at  $(I_{OUT} = 75mA, V_{IN} = 12V) = 1.5mA$ 

So,

 $P = 75mA \cdot (12.6V - 5V) + 1.5mA \cdot 12.6V = 0.589W$ 

Using a DFN package, the thermal resistance ranges from 44°C/W to 49°C/W depending on the copper area. So the junction temperature rise above ambient approximately equals:

 $0.589W \cdot 49^{\circ}$ C/W = 28.86 $^{\circ}$ C

The maximum junction temperature equals the maximum ambient temperature plus the maximum junction temperature rise above ambient or:

 $T_{JMAX} = 85^{\circ}C + 28.86^{\circ}C = 113.86^{\circ}C$ 

#### **Protection Features**

The LT3050 incorporates several protection features that make it ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the device also protects against reverse-input voltages, reverse-output voltages and reverse output-toinput voltages.

Current limit protection and thermal overload protection protect the device against current overload conditions at the output of the device. For normal operation, do not exceed a junction temperature of 125°C.

The LT3050 IN pin withstands reverse voltages of 50V. The device limits current flow to less than 300uA (typically less than 10μA) and no negative voltage appears at OUT. The device protects both itself and the load against batteries that are plugged in backwards.

The SHDN pin cannot be driven below GND unless tied to the IN pin. If the  $\overline{\text{SHDN}}$  pin is driven below GND while IN is powered, the output may turn on. SHDN pin logic cannot be referenced to a negative rail.

The LT3050 incurs no damage if its output is pulled below ground. If the input is left open-circuit or grounded,

the output can be pulled below ground by 50V. No current flows through the pass transistor from the output. However, current flows in (but is limited by) the resistor divider that sets the output voltage. Current flows from the bottom resistor in the divider and from the ADJ pin's internal clamp through the top resistor in the divider to the external circuitry pulling OUT below ground. If the input is powered by a voltage source, the output sources current equal to its current limit capability and the LT3050 protects itself by thermal limiting. In this case, grounding the SHDN pin turns off the device and stops the output from sourcing current.



**Figure 7. Reverse Output Current** 



### **PACKAGE DESCRIPTION**

**DDB Package 12-Lead Plastic DFN (3mm** × **2mm)** (Reference LTC DWG # 05-08-1723 Rev Ø)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE

2. DRAWING NOT TO SCALE

3. ALL DIMENSIONS ARE IN MILLIMETERS

- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
	- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



### **PACKAGE DESCRIPTION**



**MSE Package 12-Lead Plastic MSOP Exposed Die Pad**

(Reference LTC DWG # 05-08-1666 Rev B)

NOTE:

3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX



### **REVISION HISTORY**



