

60V_{IN} LED Controller with Internal PWM Generator

FEATURES

- **3000:1 True Color PWM™ Dimming for LEDs**
- **Wide V_{IN} Range: 4.5V to 60V**
- **Rail-to-Rail Current Sense Range: 0V to 80V**
- **Programmable PWM Dimming Signal Generator**
- **Constant Current (±3%) and Constant-Voltage (±2%) Regulation**
- **Analog Dimming**
- **Drives LEDs in Boost, SEPIC, Inverting, Buck Mode, Buck-Boost Mode, or Flyback Configuration**
- **Output Short-Circuit Protected Boost**
- **Open LED Protection and Reporting**
- **Adjustable Switching Frequency: 100kHz to 1MHz**
- **Programmable V_{IN} UVLO with Hysteresis**
- **C/10 Indication for Battery Chargers**
- **Low Shutdown Current: <1μA**
- **Thermally Enhanced 16-Lead MSOP Package**
- **AEC-Q100 Qualified for Automotive Applications**

APPLICATIONS

- **High Voltage LED Strings >100V with Ground Referred Current Sense**
- **Grounded Anode LEDs**
- **Battery and SuperCap Chargers**
- **Accurate Current Limited Voltage Regulators**

DESCRIPTION


The **LT[®]3761A** is a DC/DC controller designed to operate as a constant-current source and constant-voltage regulator. It features a programmable internal PWM dimming signal. The LT3761A is ideally suited for driving high current LEDs, but also has features to make it suitable for charging batteries and supercapacitors. The fixed frequency, current mode architecture results in stable operation over a wide range of supply and output voltages. A voltage feedback pin serves as the input for several LED protection features, and also makes it possible for the converter to operate as a constant-voltage source. A frequency adjust pin allows the user to program the frequency from 100kHz to 1MHz to optimize efficiency, performance or external component size.

The LT3761A senses output current at the high side or at the low side of the load. The PWM input can be configured to self-oscillate at fixed frequency with duty ratio programmable from 4% to 96%. **The LT3761A offers improved accuracy of internal PWM dimming over LT3761.** When driven by an external signal, the PWM input provides LED dimming ratios of up to 3000:1. The CTRL input provides additional analog dimming capability.


All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 7199560, 7321203.

TYPICAL APPLICATION

94% Efficient Boost LED Driver for Automotive Headlamp with 25:1 Internal PWM Dimming



PWM Dimming Waveforms at Various DIM Voltage Settings




LT3761A

ABSOLUTE MAXIMUM RATINGS

(Note 1)

V_{IN} , EN/UVLO	60V
ISP, ISN	80V
INTV _{CC}	$V_{IN} + 0.3V$, 9.6V
GATE, PWMOUT	(Note 2)
CTRL, $\overline{OPENLED}$	15V
FB, PWM	9.6V
V_C , V_{REF}	3V
RT, DIM/SS	1.5V
SENSE	0.5V
Operating Ambient Temperature Range (Notes 3, 4)	
LT3761AE	-40 to 125°C
LT3761AI	-40 to 125°C
Storage Temperature Range	-65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3761AEMSE#PBF	LT3761AEMSE#TRPBF	3761A	16-Lead Plastic MSOP	-40°C to 125°C
LT3761AIMSE#PBF	LT3761AIMSE#TRPBF	3761A	16-Lead Plastic MSOP	-40°C to 125°C
AUTOMOTIVE PRODUCTS**				
LT3761AEMSE#WPBF	LT3761AEMSE#WTRPBF	3761A	16-Lead Plastic MSOP	-40°C to 125°C
LT3761AIMSE#WPBF	LT3761AIMSE#WTRPBF	3761A	16-Lead Plastic MSOP	-40°C to 125°C

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

[Tape and reel specifications](#). Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

[Sample & Buy](#)

**Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = 24\text{V}$, $EN/UVLO = 24\text{V}$, $CTRL = 2\text{V}$, $PWM = 5\text{V}$, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{IN} Minimum Operating Voltage	V_{IN} Tied to $INTV_{CC}$	●			4.5	V
V_{IN} Shutdown I_Q	$EN/UVLO = 0\text{V}$, $PWM = 0\text{V}$ $EN/UVLO = 1.15\text{V}$, $PWM = 0\text{V}$			0.1	1 6	μA μA
V_{IN} Operating I_Q (Not Switching)	$PWM = 0\text{V}$			1.8	2.2	mA
V_{REF} Voltage	$-100\mu\text{A} \leq I_{VREF} \leq 0\mu\text{A}$	●	1.955	2.02	2.05	V
V_{REF} Line Regulation	$4.5\text{V} \leq V_{IN} \leq 60\text{V}$			0.001		$\%/V$
V_{REF} Pull-Up Current	$V_{REF} = 0\text{V}$	●	150	185	210	μA
SENSE Current Limit Threshold		●	98	105	118	mV
SENSE Input Bias Current	Current Out of Pin, $SENSE = 0\text{V}$			40		μA
DIM/SS Pull-Up Current	Current Out of Pin, $DIM/SS = 0\text{V}$	●	11	14	17	μA
DIM/SS Voltage Clamp	$I_{DIM/SS} = 0\mu\text{A}$			1.2		V
Error Amplifier						
Full-Scale ISP/ISN Current Sense Threshold ($V_{ISP-ISN}$)	$CTRL \geq 1.2\text{V}$, $ISP = 48\text{V}$ $CTRL \geq 1.2\text{V}$, $ISN = 0\text{V}$	●	242	250	258	mV
		●	243	257	271	mV
1/10th Scale ISP/ISN Current Sense Threshold ($V_{ISP-ISN}$)	$CTRL = 0.2\text{V}$, $ISP = 48\text{V}$ $CTRL = 0.2\text{V}$, $ISN = 0\text{V}$	●	21	25	30	mV
		●	17	28	39	mV
Mid-Scale ISP/ISN Current Sense Threshold ($V_{ISP-ISN}$)	$CTRL = 0.5\text{V}$, $ISP = 48\text{V}$ $CTRL = 0.5\text{V}$, $ISN = 0\text{V}$	●	96	100	104	mV
		●	95	105	115	mV
ISP/ISN Overcurrent Threshold	$ISP = 3.5\text{V}$		350	600	950	mV
		●	300	600	1100	mV
ISP/ISN Current Sense Amplifier Input Common Mode Range (V_{ISN})			0		80	V
ISP/ISN Input Bias Current High Side Sensing (Combined)	$PWM = 5\text{V}$ (Active), $ISP = ISN = 48\text{V}$ $PWM = 0\text{V}$ (Standby), $ISP = ISN = 48\text{V}$			100		μA
				0.1		μA
ISP/ISN Input Bias Current Low Side Sensing (Combined)	$PWM = 5\text{V}$, $ISP = ISN = 0\text{V}$			-230		μA
ISP/ISN Current Sense Amplifier g_m (High Side Sensing)	$V_{ISP-ISN} = 250\text{mV}$, $ISP = 48\text{V}$			120		μS
ISP/ISN Current Sense Amplifier g_m (Low Side Sensing)	$V_{ISP-ISN} = 250\text{mV}$, $ISN = 0\text{V}$			70		μS
CTRL Pin Range for Linear Current Sense Threshold Adjustment		●	0		1.0	V
CTRL Input Bias Current	Current Out of Pin			50	100	nA
V_C Output Impedance	$0.9\text{V} \leq V_C \leq 1.5\text{V}$			15		$\text{M}\Omega$
V_C Standby Input Bias Current	$PWM = 0\text{V}$		-20		20	nA
FB Regulation Voltage (V_{FB})	$ISP = ISN = 48\text{V}$, 0V	●	1.225	1.255	1.275	V
FB Amplifier g_m	$FB = V_{FB}$, $ISP = ISN = 48\text{V}$			500		μS
FB Pin Input Bias Current	Current Out of Pin, $FB = V_{FB}$			40	100	nA
FB Open LED Threshold	$\overline{\text{OPENLED}}$ Falling, ISP Tied to ISN	●	$V_{FB} - 65\text{mV}$	$V_{FB} - 50\text{mV}$	$V_{FB} - 40\text{mV}$	V
C/10 Inhibit for $\overline{\text{OPENLED}}$ Assertion ($V_{ISP-ISN}$)	$FB = V_{FB}$, $ISN = 48\text{V}$, 0V		14	25	39	mV
FB Overvoltage Threshold	$PWMOUT$ Falling		$V_{FB} + 50\text{mV}$	$V_{FB} + 60\text{mV}$	$V_{FB} + 75\text{mV}$	V
V_C Current Mode Gain ($\Delta V_{VC}/\Delta V_{SENSE}$)				4		V/V

LT3761A

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = 24\text{V}$, $\text{EN/UVLO} = 24\text{V}$, $\text{CTRL} = 2\text{V}$, $\text{PWM} = 5\text{V}$, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Oscillator						
Switching Frequency	$R_T = 95.3\text{k}\Omega$ $R_T = 8.87\text{k}\Omega$	●	85 925	100 1000	115 1050	kHz kHz
GATE Minimum Off-Time	$C_{\text{GATE}} = 2200\text{pF}$			160		ns
GATE Minimum On-Time	$C_{\text{GATE}} = 2200\text{pF}$			180		ns
Linear Regulator						
INTV _{CC} Regulation Voltage	$10\text{V} \leq V_{IN} \leq 60\text{V}$	●	7.6	7.85	8.05	V
INTV _{CC} Maximum Operating Voltage			8.1			V
INTV _{CC} Minimum Operating Voltage					4.5	V
Dropout ($V_{IN} - \text{INTV}_{\text{CC}}$)	$I_{\text{INTV}_{\text{CC}}} = -10\text{mA}$, $V_{IN} = 7\text{V}$			390		mV
INTV _{CC} Undervoltage Lockout	$\text{EN/UVLO} = 2\text{V}$	●	3.9	4.1	4.4	V
INTV _{CC} Current Limit	$\text{INTV}_{\text{CC}} = 6\text{V}$, $8\text{V} \leq V_{IN} \leq 60\text{V}$		30	36	42	mA
INTV _{CC} Current in Shutdown	$\text{EN/UVLO} = 0\text{V}$, $\text{INTV}_{\text{CC}} = 8\text{V}$			8	13	μA
Logic Inputs/Outputs						
EN/UVLO Threshold Voltage Falling		●	1.18	1.220	1.26	V
EN/UVLO Rising Hysteresis				20		mV
EN/UVLO Input Low Voltage	$I_{V_{IN}}$ Drops Below $1\mu\text{A}$				0.4	V
EN/UVLO Pin Bias Current Low	$\text{EN/UVLO} = 1.15\text{V}$	●	1.6	2.3	2.7	μA
EN/UVLO Pin Bias Current High	$\text{EN/UVLO} = 1.33\text{V}$			10	100	nA
OPENLED Output Low	$I_{\text{OPENLED}} = 1\text{mA}$				200	mV
PWM Pin Signal Generator						
PWM Falling Threshold		●	0.78	0.83	0.88	V
PWM Threshold Hysteresis (V_{PWMHYS})	$I_{\text{DIM/SS}} = 0\mu\text{A}$		0.35	0.5	0.65	V
PWM Pull-Up Current (I_{PWMUP})	$\text{PWM} = 0.7\text{V}$, $I_{\text{DIM/SS}} = 0\mu\text{A}$		6	7.5	9	μA
PWM Pull-Down Current (I_{PWMDN})	$\text{PWM} = 1.5\text{V}$, $I_{\text{DIM/SS}} = 0\mu\text{A}$		68	88	110	μA
PWM Fault Mode Pull-Down Current	$\text{INTV}_{\text{CC}} = 3.8\text{V}$			15		mA
PWMOUT Duty Ratio for PWM Signal Generator (Note 5)	$I_{\text{DIM/SS}} = -6.5\mu\text{A}$		3.2	3.8	4.4	%
	$I_{\text{DIM/SS}} = 0\mu\text{A}$		7.2	7.9	8.6	%
	$I_{\text{DIM/SS}} = 20\mu\text{A}$		42	50	58	%
	$I_{\text{DIM/SS}} = 44\mu\text{A}$		93	95	97	%
PWMOUT Signal Generator Frequency	$\text{PWM} = 47\text{nF}$ to GND, $I_{\text{DIM/SS}} = 0\mu\text{A}$		215	300	400	Hz
PWMOUT, Gate Pin Drivers						
PWMOUT Driver Output Rise Time (t_r)	$C_L = 560\text{pF}$			35		ns
PWMOUT Driver Output Fall Time (t_f)	$C_L = 560\text{pF}$			35		ns
PWMOUT Output Low (V_{OL})	$\text{PWM} = 0\text{V}$				0.05	V
PWMOUT Output High (V_{OH})			INTV _{CC} - 0.05			V

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = 24\text{V}$, $EN/UVLO = 24\text{V}$, $CTRL = 2\text{V}$, $PWM = 5\text{V}$, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
GATE Output Rise Time (t_r)	$C_L = 3300\text{pF}$		25		ns
GATE Output Fall Time (t_f)	$C_L = 3300\text{pF}$		25		ns
GATE Output Low (V_{OL})				0.1	V
GATE Output High (V_{OH})		$INTV_{CC} - 0.05$			V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Do not apply a positive or negative voltage or current source to GATE or PWMOUT pins, otherwise permanent damage may occur.

Note 3: The LT3761AE is guaranteed to meet performance specifications from the 0°C to 125°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The

LT3761AI is guaranteed over the full -40°C to 125°C operating junction temperature range. Operating lifetime is derated at junction temperatures greater than 125°C .


Note 4: The LT3761A includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed the maximum operating junction temperature when overtemperature protection is active. Continuous operation above the specified maximum junction temperature may impair device reliability.

Note 5: PWMOUT Duty Ratio is calculated:


$$\text{Duty} = I_{\text{PWMUP}} / (I_{\text{PWMUP}} + I_{\text{PWMDN}})$$

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.


$V_{\text{ISP-ISN}}$ Threshold vs CTRL Voltage




$V_{\text{ISP-ISN}}$ Threshold vs ISP Voltage




Full-Scale $V_{\text{ISP-ISN}}$ Threshold vs Temperature




FB Regulation Voltage (V_{FB}) vs Temperature




$V_{\text{ISP-ISN}}$ Threshold vs FB Voltage




V_{REF} Source Current vs Temperature




V_{REF} Voltage vs Temperature












Switching Frequency vs R_T



Switching Frequency vs Temperature




TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.


DIM/SS Voltage vs Current, Temperature




ISP/ISN Input Bias Current vs CTRL Voltage, ISP = 48V




ISP/ISN Input Bias Current vs CTRL Voltage, ISN = 0V




PWMOUT Duty Ratio vs Temperature, $I_{DIM/SS} = 0\mu\text{A}$



PWMOUT Duty Ratio vs Temperature, $I_{DIM/SS} = 20\mu\text{A}$



$V_{ISP-ISN}$ Overcurrent Threshold vs Temperature



PIN FUNCTIONS

PWMOUT (Pin 1): Buffered Version of PWM Signal for Driving LED Load Disconnect NMOS or Level Shift. This pin also serves in a protection function for the FB overvoltage condition—will toggle if the FB input is greater than the FB regulation voltage (V_{FB}) plus 60mV (typical). The PWMOUT pin is driven from $INTV_{CC}$. Use of a FET with gate cut-off voltage higher than 1V is recommended.

FB (Pin 2): Voltage Loop Feedback Pin. FB is intended for constant-voltage regulation or for LED protection and open LED detection. The internal transconductance amplifier with output V_C will regulate FB to 1.25V (nominal) through the DC/DC converter. If the FB input exceeds the regulation voltage, V_{FB} , minus 50mV and the voltage between ISP and ISN has dropped below the C/10 threshold of 25mV (typical), the $\overline{OPENLED}$ pull-down is asserted. This action may signal an open LED fault. If FB is driven above the FB overvoltage threshold, the PWMOUT and GATE pins will be driven low to protect the LEDs from an overcurrent event. Do not leave the FB pin open. If not used, connect to GND.

ISN (Pin 3): Connection Point for the Negative Terminal of the Current Feedback Resistor. The constant output current regulation can be programmed by $I_{LED} = 250\text{mV}/R_{LED}$ when $CTRL > 1.2\text{V}$ or $I_{LED} = (CTRL - 100\text{mV})/(4 \cdot R_{LED})$. If ISN is greater than $INTV_{CC}$, input bias current is typically 20 μA flowing into the pin. Below $INTV_{CC}$, ISN bias current decreases until it flows out of the pin.

ISP (Pin 4): Connection Point for the Positive Terminal of the Current Feedback Resistor. Input bias current depends upon CTRL pin voltage. When it is greater than $INTV_{CC}$ it flows into the pin. Below $INTV_{CC}$, ISP bias current decreases until it flows out of the pin. If the difference between ISP and ISN exceeds 600mV (typical), then an overcurrent event is detected. In response to this event, the GATE and PWMOUT pins are driven low to protect the switching regulator, a 15mA pull-down on PWM and a 9mA pull-down on the DIM/SS pin are activated for 4 μs .

V_C (Pin 5): Transconductance Error Amplifier Output Pin Used to Stabilize the Switching Regulator Control Loop

with an RC Network. The V_C pin is high impedance when PWM is low. This feature allows the V_C pin to store the demand current state variable for the next PWM high transition. Connect a capacitor between this pin and GND; a resistor in series with the capacitor is recommended for fast transient response.

CTRL (Pin 6): Current Sense Threshold Adjustment Pin. Constant current regulation point $V_{ISP-ISN}$ is one-fourth V_{CTRL} plus an offset for $0\text{V} \leq CTRL \leq 1\text{V}$. For $CTRL > 1.2\text{V}$ the $V_{ISP-ISN}$ current regulation point is constant at the full-scale value of 250mV. For $1\text{V} \leq CTRL \leq 1.2\text{V}$, the dependence of $V_{ISP-ISN}$ upon CTRL voltage transitions from a linear function to a constant value, reaching 98% of full-scale value by $CTRL = 1.1\text{V}$. Do not leave this pin open.

V_{REF} (Pin 7): Voltage Reference Output Pin, Typically 2V. This pin drives a resistor divider for the CTRL pin, either for analog dimming or for temperature limit/compensation of LED load. It can be bypassed with 10nF or greater, or less than 50pF. Can supply up to 185 μA (typical).

PWM (Pin 8): A signal low turns off switcher, idles the oscillator and disconnects the V_C pin from all internal loads. PWMOUT pin follows the PWM pin, except in fault conditions. The PWM pin can be driven with a digital signal to cause pulse width modulation (PWM) dimming of an LED load. The digital signal should be capable of sourcing or sinking 200 μA at the high and low thresholds. During start-up when DIM/SS is below 1V, the first rising edge of PWM enables switching which continues until $V_{ISP-ISN} \geq 25\text{mV}$ or $SS \geq 1\text{V}$. Connecting a capacitor from PWM pin to GND invokes a self-driving oscillator where internal pull-up and pull-down currents set a duty ratio for the PWMOUT pin for dimming LEDs. The magnitude of the pull-up/down currents is set by the current in the DIM/SS pin. The capacitor on PWM sets the frequency of the dimming signal. For hiccup mode response to output short-circuit faults, connect this pin as shown in the application titled Boost LED Driver with Output Short-Circuit Protection. If not used, connect the PWM pin to $INTV_{CC}$ through a 1k resistor.

PIN FUNCTIONS

OPENLED (Pin 9): An open-drain pull-down on this pin asserts if the FB input is greater than the FB regulation voltage (V_{FB}) minus 50mV (typical) AND the difference between current sense inputs ISP and ISN is less than 25mV. To function, the pin requires an external pull-up resistor, usually to $INTV_{CC}$. When the \overline{PWM} input is low and the DC/DC converter is idle, the $\overline{OPENLED}$ condition is latched to the last valid state when the PWM input was high. When PWM input goes high again, the $\overline{OPENLED}$ pin will be updated. This pin may be used to report transition from constant current regulation to constant voltage regulation modes, for instance in a charger or current limited voltage supply.

DIM/SS (Pin 10): Soft-Start and PWMOUT Dimming Signal Generator Programming Pin. This pin modulates switching regulator frequency and compensation pin voltage (V_C) clamp when it is below 1V. The soft-start interval is set with an external capacitor and the DIM/SS pin charging current. The pin has an internal 14 μ A (typical) pull-up current source. The soft-start pin is reset to GND by an undervoltage condition (detected at the EN/UVLO pin), $INTV_{CC}$ undervoltage, overcurrent event sensed at ISP/ISN, or thermal limit. After initial start-up with EN/UVLO, DIM/SS is forced low until the first PWM rising edge. When DIM/SS reaches the steady-state voltage (~1.17V), the charging current (sum of internal and external currents) is sensed and used to set the PWM pin charging and discharge currents and threshold hysteresis. In this manner, the SS charging current sets the duty cycle of the PWMOUT signal generator associated with the PWM pin. This pin should always have a capacitor to GND, minimum 560pF value, when used with the PWMOUT signal generator function. Place the PWM pin capacitor close to the IC.

RT (Pin 11): Switching Frequency Adjustment Pin. Set the frequency using a resistor to GND (for resistor values, see the Typical Performance curve or Table 2). Do not leave the RT pin open. Place the resistor close to the IC.

EN/UVLO (Pin 12): Enable and Undervoltage Detect Pin. An accurate 1.22V falling threshold with externally programmable hysteresis causes the switching regulator to shut down when power is insufficient to maintain output regulation. Above the 1.24V (typical) rising enable threshold (but below 2.5V), EN/UVLO input bias current is sub- μ A. Below the 1.22V (typical) falling threshold, an accurate 2.3 μ A (typical) pull-down current is enabled so the user can define the rising hysteresis with the external resistor selection. An undervoltage condition causes the GATE and PWMOUT pins to transition low and resets soft-start. Tie to 0.4V, or less, to disable the device and reduce V_{IN} quiescent current below 1 μ A.

INTV_{CC} (Pin 13): Current limited, low dropout linear regulator regulates to 7.85V (typical) from V_{IN} . Supplies internal loads, GATE and PWMOUT drivers. Must be bypassed with a 1 μ F ceramic capacitor placed close to the pin and to the exposed pad GND of the IC.


V_{IN} (Pin 14): Power Supply for Internal Loads and $INTV_{CC}$ Regulator. Must be locally bypassed with a 0.22 μ F (or larger) low ESR capacitor placed close to the pin.

SENSE (Pin 15): The Current Sense Input for the Switch Control Loop. Kelvin connect the SENSE pin to the positive terminal of the switch current sense resistor in the source of the external power NFET. The negative terminal of the switch current sense resistor should be Kelvin connected to the exposed pad (GND) of the LT3761A.

GATE (Pin 16): N-channel FET Gate Driver Output. Switches between $INTV_{CC}$ and GND. Driven to GND during shutdown, fault or idle states.

GND (Exposed Pad Pin 17): Ground. This pin also serves as current sense input for the control loop, sensing the negative terminal of the current sense resistor. Solder the exposed pad directly to the ground plane.

BLOCK DIAGRAM



3761A BD

OPERATION

The LT3761A is a constant-frequency, current mode controller with a low side NMOS gate driver. The GATE pin and PWMOUT pin drivers and other chip loads are powered from $INTV_{CC}$, which is an internally regulated supply. In the discussion that follows it will be helpful to refer to the Block Diagram of the IC. In normal operation with the PWM pin low, the GATE and PWMOUT pins are driven to GND, the V_C pin is high impedance to store the previous switching state on the external compensation capacitor, and the ISP and ISN pin bias currents are reduced to leakage levels. When the PWM pin transitions high, the PWMOUT pin transitions high after a short delay. At the same time, the internal oscillator wakes up and generates a pulse to set the PWM latch, turning on the external power MOSFET switch (GATE goes high). A voltage input proportional to the switch current, sensed by an external current sense resistor between the SENSE and GND input pins, is added to a stabilizing slope compensation ramp and the resulting switch current sense signal is fed into the negative terminal of the PWM comparator. The current in the external inductor increases steadily during the time the switch is on. When the switch current sense voltage exceeds the output of the error amplifier, labeled V_C , the latch is reset and the switch is turned off. During the switch-off phase, the inductor current decreases. At the completion of each oscillator cycle, internal signals such as slope compensation return to their starting points and a new cycle begins with the set pulse from the oscillator.

Through this repetitive action, the PWM control algorithm establishes a switch duty cycle to regulate a current or voltage in the load. The V_C signal is integrated over many switching cycles and is an amplified version of the difference between the LED current sense voltage, measured between ISP and ISN, and the target difference voltage set by the CTRL pin. In this manner, the error amplifier sets the correct peak switch current level to keep the LED current in regulation. If the error amplifier output increases, more current is demanded in the switch; if it decreases, less current is demanded. The switch current is monitored during the on-phase and the voltage across the SENSE pin is not allowed to exceed the current limit threshold of 105mV (typical). If the SENSE pin exceeds the current limit threshold, the SR latch is reset regardless

of the output state of the PWM comparator. The difference between ISP and ISN is monitored to determine if the output is in a short-circuit condition. If the difference between ISP and ISN is greater than 600mV (typical), the SR latch will be reset regardless of the PWM comparator. The DIM/SS pin will be pulled down and the PWMOUT and GATE pins forced low for at least 4 μ s. These functions are intended to protect the power switch as well as various external components in the power path of the DC/DC converter.

In voltage feedback mode, the operation is similar to that described above, except the voltage at the V_C pin is set by the amplified difference of the internal reference of 1.25V and the FB pin. If FB is lower than the reference voltage, the switch current will increase; if FB is higher than the reference voltage, the switch demand current will decrease. The LED current sense feedback interacts with the FB voltage feedback so that FB will not exceed the internal reference and the voltage between ISP and ISN will not exceed the threshold set by the CTRL pin. For accurate current or voltage regulation, it is necessary to be sure that under normal operating conditions the appropriate loop is dominant. To deactivate the voltage loop entirely, FB can be connected to GND. To deactivate the LED current loop entirely, the ISP and ISN should be tied together and the CTRL input tied to V_{REF} .

Two LED specific functions featured on the LT3761A are controlled by the voltage feedback pin. First, when the FB pin exceeds a voltage 50mV lower (-4%) than the FB regulation voltage, and the difference voltage between ISP and ISN is below 25mV (typical), the pull-down driver on the $\overline{OPENLED}$ pin is activated. This function provides a status indicator that the load may be disconnected and the constant-voltage feedback loop is taking control of the switching regulator. The $\overline{OPENLED}$ pin de-asserts only when PWM is high and FB drops below the voltage threshold. FB overvoltage is the second protective function. When the FB pin exceeds the FB regulation voltage by 60mV (plus 5% typical), the PWMOUT pin is driven low, ignoring the state of the PWM input. In the case where the PWMOUT pin drives a disconnect NFET, this action isolates the LED load from GND, preventing excessive current from damaging the LEDs.

APPLICATIONS INFORMATION

INTV_{CC} Regulator Bypassing and Operation

The INTV_{CC} pin requires a capacitor for stable operation and to store the charge for the large GATE switching currents. Choose a 10V rated low ESR, X7R ceramic capacitor for best performance. A 1μF capacitor will be adequate for many applications. Place the capacitor close to the IC to minimize the trace length to the INTV_{CC} pin and also to the IC ground.

An internal current limit on the INTV_{CC} output protects the LT3761A from excessive on-chip power dissipation. The minimum value of this current should be considered when choosing the switching NMOS and the operating frequency.

I_{INTVCC} can be calculated from the following equation:

$$I_{INTVCC} = Q_G \cdot f_{OSC}$$

Careful choice of a lower Q_G FET will allow higher switching frequencies, leading to smaller magnetics. The INTV_{CC} pin has its own undervoltage disable set to 4.1V (typical) to protect the external FETs from excessive power dissipation caused by not being fully enhanced. If the INTV_{CC} pin drops below the UVLO threshold, the GATE and PWMOUT pins will be forced to 0V and the soft-start pin will be reset.

If the input voltage, V_{IN}, will not exceed 8V, then the INTV_{CC} pin could be connected to the input supply. Be aware that a small current (less than 13μA) will load the INTV_{CC} in shutdown. This action allows the LT3761A to operate from V_{IN} as low as 4.5V. If V_{IN} is normally above, but occasionally drops below the INTV_{CC} regulation voltage, then the minimum operating V_{IN} will be close to 5V. This value is determined by the dropout voltage of the linear regulator and the INTV_{CC} undervoltage lockout threshold mentioned above.

Programming the Turn-On and Turn-Off Thresholds with the EN/UVLO Pin

The power supply undervoltage lockout (UVLO) value can be accurately set by the resistor divider to the EN/UVLO pin. A small 2.3μA pull-down current is active when

EN/UVLO is below the threshold. The purpose of this current is to allow the user to program the rising hysteresis. The following equations should be used to determine the value of the resistors:

$$V_{IN,FALLING} = 1.22 \cdot \frac{R1 + R2}{R2}$$

$$V_{IN,RISING} = 2.3\mu A \cdot R1 + V_{IN,FALLING}$$




Figure 1. Resistor Connection to Set V_{IN} Undervoltage Shutdown Threshold

LED Current Programming

The LED current is programmed by placing an appropriate value current sense resistor, R_{LED}, in series with the LED string. The voltage drop across R_{LED} is (Kelvin) sensed by the ISP and ISN pins. A half watt resistor is usually a good choice. To give the best accuracy, sensing of the current should be done at the top of the LED string. If this option is not available then the current may be sensed at the bottom of the string, or in the source of the PWM disconnect NFET driven by the PWMOUT signal. A unique case of GND sensing is the inverting converter shown in the applications where the LED current is sensed in the cathode of the power Schottky rectifier. This configuration allows the LED anode to be grounded for heat sinking. In this case, it is important to lowpass filter the discontinuous current signal. Input bias currents for the ISP and ISN inputs are shown in the typical performance characteristics and should be considered when placing a resistor in series with the ISP or ISN pins.

The CTRL pin should be tied to a voltage higher than 1.2V to get the full-scale 250mV (typical) threshold across the sense resistor. The CTRL pin can also be used to dim the

APPLICATIONS INFORMATION

LED current to zero, although relative accuracy decreases with the decreasing voltage sense threshold. When the CTRL pin voltage is less than 1V, the LED current is:

$$I_{LED} = \frac{V_{CTRL} - 100mV}{R_{LED} \cdot 4}$$

When the CTRL pin voltage is between 1V and 1.2V the LED current varies with CTRL, but departs from the previous equation by an increasing amount as the CTRL voltage increases. Ultimately, the LED current no longer varies for CTRL ≥ 1.2V. At CTRL = 1.1V, the value of I_{LED} is ~98% of the equation's estimate. Some values are listed in Table 1.

Table 1. (ISP-ISN) Threshold vs CTRL

V _{CTRL} (V)	(ISP-ISN) THRESHOLD (mV)
1.0	225
1.05	236
1.1	244.5
1.15	248.5
1.2	250

When CTRL is higher than 1.2V, the LED current is regulated to:

$$I_{LED} = \frac{250mV}{R_{LED}}$$

The CTRL pin should not be left open (tie to V_{REF} if not used). The CTRL pin can also be used in conjunction with a thermistor to provide overtemperature protection for the LED load, or with a resistor divider to V_{IN} to reduce output power and switching current when V_{IN} is low. The presence of a time varying differential voltage signal (ripple) across ISP and ISN at the switching frequency is expected. The amplitude of this signal is increased by high LED load current, low switching frequency and/or a smaller value output filter capacitor. Some level of ripple signal is acceptable: the compensation capacitor on the V_C pin filters the signal so the average difference between ISP and ISN is regulated to the user-programmed value. Ripple voltage amplitude (peak-to-peak) in excess of

50mV should not cause mis-operation, but may lead to noticeable offset between the current regulation and the user-programmed value.

Programming Output Voltage (Constant Voltage Regulation) or Open LED/Overvoltage Threshold

For a boost or SEPIC application, the output voltage can be set by selecting the values of R3 and R4 (see Figure 2) according to the following equation:

$$V_{OUT} = 1.25 \cdot \frac{R3 + R4}{R4}$$




Figure 2. Feedback Resistor Connection for Boost or SEPIC LED Driver

For a boost type LED driver, set the resistor from the output to the FB pin such that the expected voltage level during normal operation will not exceed 1.17V. For an LED driver of buck mode or a buck-boost mode configuration, the output voltage is typically level-shifted to a signal with respect to GND as illustrated in Figure 3. The output can be expressed as:

$$V_{OUT} = V_{BE} + 1.25 \cdot \frac{R3}{R4}$$




Figure 3. Feedback Resistor Connection for Buck Mode or Buck-Boost Mode LED Driver

APPLICATIONS INFORMATION

ISP/ISN Short-Circuit Protection Feature

The ISP/ISN pins have a protection feature independent of their LED current sense feature. The purpose of this feature is to prevent the development of excessive currents that could damage the power components or the load. The action threshold ($V_{ISP-ISN} > 600\text{mV}$, typical) is above the default LED current sense threshold, so that no interference will occur with current regulation. This feature acts in the same manner as switch current limit: it prevents switch turn-on until the ISP/ISN difference falls below the threshold. Exceeding the threshold also activates a pull-down on the SS and PWM pins and causes the GATE and PWMOUT pins to be driven low for at least $4\mu\text{s}$. If an overcurrent condition is sensed at ISP/ISN and the PWM pin is configured either to make an internal dimming signal, or for always-on operation as shown in the application titled Boost LED Driver with Output Short Protection, then the LT3761A will enter a hiccup mode of operation. In this mode, after the initial response to the fault, the PWMOUT pin re-enables the output switch at an interval set by the capacitor on the PWM pin. If the fault is still present, the PWMOUT pin will go low after a short delay (typically $7\mu\text{s}$) and turn off the output switch. This fault-retry sequence continues until the fault is no longer present in the output.

PWM Dimming Control

There are two methods to control the current source for dimming using the LT3761A. One method uses the CTRL pin to adjust the current regulated in the LEDs. A second method uses the PWM pin to modulate the current source between zero and full current to achieve a precisely programmed average current. To make PWM dimming more accurate, the switch demand current is stored on the V_C node during the quiescent phase when PWM is low. This feature minimizes recovery time when the PWM signal goes high. To further improve the recovery time, a disconnect switch may be used in the LED current path to prevent the ISP node from discharging during the PWM signal low phase.

The minimum PWM on or off time is affected by choice of operating frequency and external component selection. The data sheet application titled “Boost LED Driver for

30kHz PWM Dimming” demonstrates regulated current pulses as short as $3\mu\text{s}$ are achievable. The best overall combination of PWM and analog dimming capability is available if the minimum PWM pulse is at least six switching cycles.

A low duty cycle PWM signal can cause excessive start-up times if it were allowed to interrupt the soft-start sequence. Therefore, once start-up is initiated by $\text{PWM} > 1.3\text{V}$, it will ignore a logical disable by the external PWM input signal. The device will continue to soft-start with switching and PWMOUT enabled until either the voltage at SS reaches the 1V level, or the output current reaches one-tenth of the full-scale current. At this point the device will begin following the dimming control as designated by PWM.

Disconnect Switch Selection

An NMOS in series with the LED string at the cathode is recommended in most LT3761A applications to improve the PWM dimming. The NMOS BV_{DSS} rating should be as high as the open LED regulation voltage set by the FB pin, which is typically the same rating as the power switch of the converter. The maximum continuous drain current $I_{D(MAX)}$ rating should be higher than the maximum LED current.

A PMOS high side disconnect is needed for buck mode, buck-boost mode or an output short circuit protected boost. A level shift to drive the PMOS switch is shown in the application schematic Boost LED Driver with Output Short Circuit Protection. In the case of a high side disconnect follow the same guidelines as for the NMOS regarding voltage and current ratings. It is important to include a bypass diode to GND at the drain of the PMOS switch to ensure that the voltage rating of this switch is not exceeded during transient fault events.

PWM Dimming Signal Generator

The LT3761A features a PWM dimming signal generator with programmable duty cycle. The frequency of the square wave signal at PWMOUT is set by a capacitor C_{PWM} from the PWM pin to GND according to the equation:

$$f_{PWM} = 14\text{kHz} \cdot \text{nF}/C_{PWM}$$

APPLICATIONS INFORMATION

The duty cycle of the signal at PWMOUT is set by a μA scale current into the DIM/SS pin (see Figure 4 and the Typical Performance Characteristics).




Figure 4. PWMOUT Duty Ratio vs DIM Voltage for $R_{DIM} = 140k$

Internally generated pull-up and pull-down currents on the PWM pin are used to charge and discharge its capacitor between the high and low thresholds to generate the duty cycle signal. These current signals on the PWM pin are small enough so they can be easily overdriven by a

digital signal from a microcontroller to obtain very high dimming performance. The practical minimum duty cycle using the internal signal generator is about 4% if the DIM/SS pin is used to adjust the dimming ratio. Consult the factory for techniques for and limitations of generating a duty ratio less than 4% using the internal generator. For always on operation, the PWM pin should be connected as shown in the application Boost LED Driver with Output Short Protection.

Internal PWM Oscillator Operation

The PWM oscillator operation is similar to a 555 timer (astable multi-vibrator). However, the currents that charge and discharge the capacitor are not directly proportional to the controlling current.

$$I_{PULL-UP} = F1(I_{DIM/SS}) = 7.2\mu\text{A} \cdot \exp(0.062 \cdot I_{DIM/SS})$$

$$I_{PULL-DOWN} = F2(I_{DIM/SS}) = 85\mu\text{A} \cdot \exp(-0.062 \cdot I_{DIM/SS})$$

The negative sign in the exponential makes $I_{PULL-DOWN}$ decrease when $I_{DIM/SS}$ increases.




Figure 5. Internal PWM Oscillator Logic and Waveform

APPLICATIONS INFORMATION

Voltage on the external cap ramps up at $dV/dt = I_{PULL-UP} / C_{PWM}$. When the PWM pin reaches the high threshold ($0.8V + F3(I_{DIM/SS})$), the flip flop SETs and $I_{PULL-UP}$ goes to zero and current $I_{PULL-DOWN}$ goes to $F2(I_{DIM/SS})$.

$$\text{Duty Cycle} = \frac{T1}{T1 + T2}$$

$$T1 = \frac{dV}{\left(\frac{I_{PULL-DOWN}}{C_{PWM}}\right)}$$

$$T2 = \frac{dV}{\left(\frac{I_{PULL-UP}}{C_{PWM}}\right)}$$

After simplification, one can obtain the formula for duty cycle of PWMOUT as a function of $I_{DIM/SS}$:

$$\text{Duty Cycle} = \frac{1}{1 + 11.8 \cdot \exp(-0.124 \cdot I_{DIM/SS})}$$

To calculate the duty cycle of the internal PWM generator given a voltage of the DIM signal, determine first the current into the DIM/SS pin by the equation (referring to Figure 6):

$$I_{DIM/SS} = \frac{V_{DIM} - 1.20V}{R_{DIM} + 2.5k\Omega} \text{ in } \mu A$$

Knowing the $I_{DIM/SS}$ in μA , the duty cycle of the PWMOUT pin can be calculated for the range $-10\mu A < I_{DIM/SS} < 55\mu A$:

$$\text{Duty (in\%)} = \frac{100\%}{1 + 11.8 \cdot \exp(-0.124 \cdot I_{DIM/SS})}$$




Figure 6. Configuration of Dimming Resistor, R_{DIM}

These equations can be worked in reverse starting with a desired duty cycle using 20%, for example, and solving for a resistor value, R_{DIM} , placed between V_{REF} and DIM/SS:

$$I_{DIM/SS} = 8.06 \cdot \ln\left(11.8 \cdot \frac{\text{Duty}}{(1 - \text{Duty})}\right)$$

$$= 8.06 \cdot \ln\left(11.8 \cdot \frac{0.2}{0.8}\right) = 8.72\mu A$$

$$R_{DIM} = -2.5k\Omega + \frac{V_{REF} - 1.20}{I_{DIM/SS}}$$

$$= -2.5k\Omega + \frac{2.015 - 1.20}{0.00872} = 90.9k\Omega$$

For some applications, a duty cycle lower than 3% is desired. It is possible to achieve a discrete value of duty cycle that is lower than range attainable using DIM/SS current. A resistor, R_{PD} , and switch driven by PWMOUT can be added as shown in Figure 7.




Figure 7. Configuration for Sub 4% PWM Dimming

The addition of this resistor increases the pull-down current on PWM, thus decreasing the duration of the on-phase of the switching regulator. Since PWM frequency at low duty cycle is primarily determined by the pull-up current, the additional pull-down current from R_{PD} has little effect on the PWM period, so frequency calculation remains the same.

An example solving for R_{PD} given a 1% duty cycle is provided below. For this example, the $I_{DIM/SS}$ current flowing in R_{DIM} is assumed zero, which normally provides an ~8% duty cycle. The average voltage on the PWM pin is approximately 1.05V at this $I_{DIM/SS}$ setting.

APPLICATIONS INFORMATION

$$\begin{aligned} \text{Duty} &= \frac{I_{\text{PULL-UP}}}{I_{\text{PULL-UP}} + I_{\text{PULL-DOWN}} + I_{\text{RPD}}} \\ &= \frac{7.2}{7.2 + 85 + I_{\text{RPD}}} = 0.01 \\ I_{\text{RPD}} &= 629\mu\text{A} = \frac{1.05\text{V}}{R_{\text{PD}}} \end{aligned}$$

Therefore, $R_{\text{PD}} \sim 1.65\text{k}\Omega$

Programming the Switching Frequency

The RT frequency adjust pin allows the user to program the switching frequency (f_{SW}) from 100kHz to 1MHz to optimize efficiency/performance or external component size. Higher frequency operation yields smaller component size but increases switching losses and gate driving current, and may not allow sufficiently high or low duty cycle operation. Lower frequency operation gives better performance at the cost of larger external component size. For an appropriate R_{T} resistor value see Table 2. An external resistor from the RT pin to GND is required—do not leave this pin open.

Table 2. Switching Frequency (f_{SW}) vs R_{T} Value

f_{SW} (kHz)	R_{T} (k Ω)
100	95.3
200	48.7
300	33.2
400	25.5
500	20.5
600	16.9
700	14.3
800	12.1
900	10.7
1000	8.87

Duty Cycle Considerations

Switching duty cycle is a key variable defining converter operation, therefore, its limits must be considered when programming the switching frequency for a particular application. The minimum duty cycle of the switch is

limited by the fixed minimum on-time and the switching frequency (f_{SW}). The maximum duty cycle of the switch is limited by the fixed minimum off-time and f_{SW} . The following equations express the minimum/maximum duty cycle:

$$\text{Min Duty Cycle} = 220\text{ns} \cdot f_{\text{SW}}$$

$$\text{Max Duty Cycle} = 1 - 170\text{ns} \cdot f_{\text{SW}}$$




Figure 8. Typical Minimum On and Off GATE Pulse Width vs Temperature

Besides the limitation by the minimum off-time, it is also recommended to choose the maximum duty cycle below 95%.

$$D_{\text{BOOST}} = \frac{V_{\text{LED}} - V_{\text{IN}}}{V_{\text{LED}}}$$

$$D_{\text{BUCK_MODE}} = \frac{V_{\text{LED}}}{V_{\text{IN}}}$$

$$D_{\text{SEPIC}}, D_{\text{CUK}} = \frac{V_{\text{LED}}}{V_{\text{LED}} + V_{\text{IN}}}$$

Thermal Considerations

The LT3761A is rated to a maximum input voltage of 60V. Careful attention must be paid to the internal power dissipation of the IC at higher input voltages to ensure that a junction temperature of 125°C is not exceeded. This junction limit is especially important when operating at high ambient temperatures. If LT3761A junction

APPLICATIONS INFORMATION

temperature reaches 165°C, the GATE and PWMOUT pins will be driven to GND and the soft-start (DIM/SS) and PWM pins will be discharged to GND. Switching will be enabled after device temperature is reduced 10°C. This function is intended to protect the device during momentary thermal overload conditions.

The majority of the power dissipation in the IC comes from the supply current needed to drive the gate capacitance of the external power MOSFET. This gate drive current can be calculated as:

$$I_{GATE} = f_{SW} \cdot Q_G$$

A low Q_G power MOSFET should always be used when operating at high input voltages, and the switching frequency should also be chosen carefully to ensure that the IC does not exceed a safe junction temperature. The internal junction temperature of the IC can be estimated by:

$$T_J = T_A + [V_{IN} (I_Q + f_{SW} \cdot Q_G) \cdot \theta_{JA}]$$

where T_A is the ambient temperature, I_Q is the quiescent current of the part (maximum 2mA) and θ_{JA} is the package thermal impedance (43°C/W for the MSE package). For example, an application has $T_{A(MAX)} = 85^\circ\text{C}$, $V_{IN(MAX)} = 40\text{V}$, $f_{SW} = 400\text{kHz}$, and having a FET with $Q_G = 20\text{nC}$, the maximum IC junction temperature will be approximately:

$$T_J = 85^\circ\text{C} + [40\text{V} \cdot (2\text{mA} + 400\text{kHz} \cdot 20\text{nC}) \cdot 43^\circ\text{C/W}] = 102^\circ\text{C}$$


The exposed pad on the bottom of the package must be soldered to a ground plane. This ground should then be connected to an internal copper ground plane with thermal vias placed directly under the package to spread out the heat dissipated by the IC.

Open LED Reporting – Constant Voltage Regulation Status Pin

The LT3761A provides an open-drain status pin, $\overline{\text{OPENLED}}$, that pulls low when the FB pin is within 50mV of its 1.25V regulated voltage AND output current sensed by $V_{ISP-ISN}$ has reduced to 25mV, or 10% of the full-scale value. The 10% output current qualification (C/10) is unique for an LED driver but fully compatible with open

LED indication – the qualification is always satisfied since for an open load, zero current flows in the load. The C/10 feature is particularly useful in the case where $\overline{\text{OPENLED}}$ is used to indicate the end of a battery charging cycle and terminate charging or transition to a float charge mode.

For monitoring the LED string voltage, if the open LED clamp voltage is programmed correctly using the FB resistor divider then the FB pin should not exceed 1.18V when LEDs are connected. If the $\overline{\text{OPENLED}}$ pull-down is asserted and the PWM pin transitions low, the pull-down will continue to be asserted until the next rising edge of PWM even if FB falls below the $\overline{\text{OPENLED}}$ threshold.



1. $\overline{\text{OPENLED}}$ ASSERTS WHEN $V_{ISP-ISN} < 25\text{mV}$ AND $\text{FB} > 1.2\text{V}$, AND IS LATCHED
2. $\overline{\text{OPENLED}}$ DE-ASSERTS WHEN $\text{FB} < 1.19\text{V}$, AND $\text{PWM LOGIC} = 1\text{V}$
3. ANY FAULT CONDITION RESETS THE LATCH, SO LT3761 STARTS UP WITH $\overline{\text{OPENLED}}$ DE-ASSERTED

3761A F06

Figure 9. $\overline{\text{OPENLED}}$ Logic Block Diagram

Input Capacitor Selection

The input capacitor supplies the transient input current for the power inductor of the converter and must be placed and sized according to the transient current requirements. The switching frequency, output current and tolerable input voltage ripple are key inputs to estimating the capacitor value. An X7R type ceramic capacitor is usually the best choice since it has the least variation with temperature and DC bias. Typically, boost and SEPIC converters require a lower value capacitor than a buck mode converter. Assuming that a 100mV input voltage

APPLICATIONS INFORMATION

ripple is acceptable, the required capacitor value for a boost converter can be estimated as follows:

$$C_{IN}(\mu F) = I_{LED}(A) \cdot \frac{V_{OUT}}{V_{IN}} \cdot t_{SW}(\mu s) \cdot \left(\frac{\mu F}{A \cdot \mu s} \right)$$

Therefore, a 10 μ F capacitor is an appropriate selection for a 400kHz boost regulator with 12V input, 48V output and 1A load.

With the same V_{IN} voltage ripple of 100mV, the input capacitor for a buck converter can be estimated as follows:

$$C_{IN}(\mu F) = I_{LED}(A) \cdot t_{SW}(\mu s) \cdot 4.7 \cdot \left(\frac{\mu F}{A \cdot \mu s} \right)$$

A 10 μ F input capacitor is an appropriate selection for a 400kHz buck mode converter with a 1A load.

In the buck mode configuration, the input capacitor has large pulsed currents due to the current returned through the Schottky diode when the switch is off. In this buck converter case it is important to place the capacitor as close as possible to the Schottky diode and to the GND return of the switch (i.e., the sense resistor). It is also important to consider the ripple current rating of the capacitor. For best reliability, this capacitor should have low ESR and ESL and have an adequate ripple current rating.

Table 3. Recommended Ceramic Capacitor Manufacturers

MANUFACTURER	WEB
TDK	www.tdk.com
Kemet	www.kemet.com
Murata	www.murata.com
Taiyo Yuden	www.t-yuden.com

Output Capacitor Selection

The selection of the output capacitor depends on the load and converter configuration, i.e., step-up or step-down and the operating frequency. For LED applications, the equivalent resistance of the LED is typically low and the output filter capacitor should be sized to attenuate the current ripple. Use of X7R type ceramic capacitors is recommended.

To achieve the same LED ripple current, the required filter capacitor is larger in the boost and buck-boost mode applications than that in the buck mode applications. Lower operating frequencies will require proportionately higher capacitor values.

Soft-Start Capacitor Selection

For many applications, it is important to minimize the inrush current at start-up. The built-in soft-start circuit significantly reduces the start-up current spike and output voltage overshoot. Connect a capacitor from the DIM/SS pin to GND to use this feature. The soft-start interval is set by the soft-start capacitor selection according to the equation:

$$T_{SS} = C_{SS} \cdot \frac{1.2V}{14\mu A} = C_{SS} \cdot \frac{100\mu s}{nF}$$

provided there is no additional current supplied to the DIM/SS pin for programming the duty cycle of the PWM dimming signal generator. A typical value for the soft-start capacitor is 10nF which gives a 1ms start-up interval. The soft-start pin reduces the oscillator frequency and the maximum current in the switch.

The soft-start capacitor discharges if one of the following events occurs: the EN/UVLO falls below its threshold; output overcurrent is detected at the ISP/ISN pins; IC overtemperature; or INTV_{CC} undervoltage. During start-up with EN/UVLO, charging of the soft-start capacitor is enabled after the first PWM high period. In the start-up sequence, after switching is enabled by PWM the switching continues until $V_{ISP-ISN} > 25mV$ or $DIM/SS > 1V$. PWM pin negative edges during this start-up interval are not processed until one of these two conditions are met so that the regulator can reach steady state operation shortly after PWM dimming commences.

Power MOSFET Selection

The selection criteria for the power MOSFET includes the drain-source breakdown voltage (V_{DS}), the threshold voltage ($V_{GS(TH)}$), the on-resistance ($R_{DS(ON)}$), the gate to source and gate to drain charges (Q_{GS} and Q_{GD}), the maximum drain current ($I_{D(MAX)}$) and the MOSFET's thermal resistances ($R_{\theta JC}$, $R_{\theta JA}$).

APPLICATIONS INFORMATION

For applications operating at high input or output voltages, the power switch is typically chosen for drain voltage V_{DS} rating and low gate charge Q_G . Consideration of switch on-resistance, $R_{DS(ON)}$, is usually secondary because switching losses dominate power loss. The $INTV_{CC}$ regulator on the LT3761A has a fixed current limit to protect the IC from excessive power dissipation at high V_{IN} , so the FET should be chosen so that the product of Q_G at 7.85V and switching frequency does not exceed the $INTV_{CC}$ current limit. For driving LEDs be careful to choose a switch with a V_{DS} rating that exceeds the threshold set by the FB pin in case of an open-load fault. The required power MOSFET V_{DS} rating of different topologies can be estimated using the following equations plus a diode forward voltage, and any additional ringing across its drain-to-source during its off-time.

$$\text{Boost: } V_{DS} > V_{LED}$$

$$\text{Buck Mode: } V_{DS} > V_{IN(MAX)}$$

$$\text{SEPIC, Inverting: } V_{DS} > V_{IN(MAX)} + V_{LED}$$

Since the LT3761A gate driver is powered from the 7.85V $INTV_{CC}$, the 6V rated MOSFET works well for all the LT3761A applications.

It is prudent to measure the MOSFET temperature in steady state to ensure that absolute maximum ratings are not exceeded.

Several MOSFET vendors are listed in Table 4. The MOSFETs used in the application circuits in this data sheet have been found to work well with the LT3761A. Consult factory applications for other recommended MOSFETs.

Table 4. Recommended Power MOSFET Manufacturers

MANUFACTURER	WEB
Vishay Siliconix	www.vishay.com
Infineon	www.infineon.com
Renesas	www.renesas.com

Schottky Rectifier Selection

The power Schottky diode conducts current during the interval when the switch is turned off. Select a diode rated for the maximum SW voltage as described in the section

on Power MOSFET Selection. If using the PWM feature for dimming, it may be important to consider diode leakage, which increases with the temperature, from the output during the PWM low interval. Therefore, choose the Schottky diode with sufficiently low leakage current. Table 5 has some recommended component vendors. The diode current and V_F should be considered when selecting the diode to be sure that power dissipation does not exceed the rating of the diode. The power dissipated by the diode in a converter is:

$$P_D = I_D \cdot V_F \cdot (1 - D_{MAX})$$

It is prudent to measure the diode temperature in steady state to ensure that its absolute maximum ratings are not exceeded.

Table 5. Schottky Rectifier Manufacturers

MANUFACTURER	WEB
Vishay	www.vishay.com
Central Semiconductor	www.centralsemi.com
Diodes, Inc.	www.diodes.com

Sense Resistor Selection

The resistor, R_{SENSE} , between the source of the external NMOS FET and GND should be selected to provide adequate switch current to drive the application without exceeding the 105mV (typical) current limit threshold on the SENSE pin of LT3761A. For a boost converter, select a resistor value according to:

$$R_{SENSE,BOOST} \leq \frac{V_{IN} \cdot 0.07V}{V_{LED} \cdot I_{LED}}$$

For buck-boost mode and SEPIC, select a resistor according to:

$$R_{SENSE,BUCK-BOOST} \leq \frac{V_{IN} \cdot 0.07V}{(V_{IN} + V_{LED})I_{LED}}$$

For buck mode, select a resistor according to:

$$R_{SENSE,BUCK} \leq \frac{0.07V}{I_{LED}}$$

APPLICATIONS INFORMATION

These equations provide an estimate of the sense resistor value based on reasonable assumptions about inductor current ripple during steady state switching. Lower values of sense resistor may be required in applications where inductor ripple current is higher. Examples include applications with current limited operation at high duty cycle, and those with discontinuous conduction mode (DCM) switching. It is always prudent to verify the peak inductor current in the application to ensure the sense resistor selection provides margin to the SENSE current limit threshold.

The placement of R_{SENSE} should be close to the source of the NMOS FET and GND of the LT3761A. The SENSE input to LT3761A should be a Kelvin connection to the positive terminal of R_{SENSE} . Verify the power on the resistor to ensure that it does not exceed the rated maximum.

Inductor Selection

The inductor used with the LT3761A should have a saturation current rating appropriate to the maximum switch current selected with the R_{SENSE} resistor. Choose an inductor value based on operating frequency, input and output voltage to provide a current mode ramp on SENSE during the switch on-time of approximately 20mV magnitude. The following equations are useful to estimate the inductor value for continuous conduction mode operation (use the minimum value for V_{IN} and maximum value for V_{LED}):

$$L_{BUCK} = \frac{R_{SENSE} \cdot V_{LED} (V_{IN} - V_{LED})}{V_{IN} \cdot 0.02V \cdot f_{OSC}}$$

$$L_{BUCK-BOOST} = \frac{R_{SENSE} \cdot V_{LED} \cdot V_{IN}}{(V_{LED} + V_{IN}) \cdot 0.02V \cdot f_{OSC}}$$

$$L_{BOOST} = \frac{R_{SENSE} \cdot V_{IN} (V_{LED} - V_{IN})}{V_{LED} \cdot 0.02V \cdot f_{OSC}}$$

Use the equation for Buck-Boost when choosing an inductor value for SEPIC – if the SEPIC inductor is coupled, then the equation's result can be used as is. If the SEPIC uses two uncoupled inductors, then each should have a inductance double the result of the equation.

Table 6 provides some recommended inductor vendors.

Table 6. Recommended Inductor Manufacturers

MANUFACTURER	WEB
Coilcraft	www.coilcraft.com
Cooper-Coiltronics	www.cooperet.com
Würth-Midcom	www.we-online.com
Vishay	www.vishay.com

Loop Compensation

The LT3761A uses an internal transconductance error amplifier whose V_C output compensates the control loop. The external inductor, output capacitor and the compensation resistor and capacitor determine the loop stability. The inductor and output capacitor are chosen based on performance, size and cost. The compensation resistor and capacitor at V_C are selected to optimize control loop response and stability. For typical LED applications, a 4.7nF compensation capacitor at V_C is adequate, and a series resistor should always be used to increase the slew rate on the V_C pin to maintain tighter regulation of LED current during fast transients on the input supply to the converter.

The DC-Coupling Capacitor Selection for SEPIC LED Driver

The DC voltage rating of the DC-coupling capacitor C_{DC} connected between the primary and secondary inductors of a SEPIC should be larger than the maximum input voltage:

$$V_{CDC} > V_{IN(MAX)}$$

C_{DC} has nearly a rectangular current waveform. During the switch off-time, the current through C_{DC} is I_{VIN} , while approximately $-I_{LED}$ flows during the on-time. The C_{DC} voltage ripple causes current distortions on the primary and secondary inductors. The C_{DC} should be sized to limit its voltage ripple. The power loss on the C_{DC} ESR reduces the LED driver efficiency. Therefore, the sufficient low ESR ceramic capacitors should be selected. The X5R or X7R ceramic capacitor is recommended for C_{DC} .

Short-Circuit Protection for a Boosted Output

The LT3761A has two features that provide protection from a shorted circuit load on a boost. The first of these

APPLICATIONS INFORMATION

is the ISP/ISN based overcurrent response. The second is the FB overvoltage response. The primary mode of action for both features is to drive the PWMOUT pin low, which turns off the switch connecting the output to the load. The ISP/ISN short-circuit protection also drives the PWM and DIM/SS pins low for a brief period of time. For best protection, a PMOS disconnect switch M1 is placed as shown in Figure 10. During an overcurrent event caused by a short across the LED string, the current in R_S increases until PNP Q1 turns on and pulls up the gate of M1, throttling back the current. In approximately $1\mu\text{s}$, the ISP/ISN overcurrent response will cause the PWMOUT pin to drive low, which will turn off M1 altogether. If an external PWM signal is used, then the circuit including Q3, the 1N4148 diode and two resistors must be used to ensure the switch remains off while the output is in a faulted state. This sub-circuit drives the FB pin into the overvoltage state.

If the PWM pin is configured (with a capacitor load) as shown in the application titled Boost LED Driver with Output Short Protection, then the small circuit driving FB may be omitted. In this case, the boost converter will demonstrate a hiccup mode response, turning on M1 at an interval determined by the PWM capacitor, then turning off after $\sim 1\mu\text{s}$ due to excessive current, until the fault clears.

Board Layout

The high speed operation of the LT3761A demands careful attention to board layout and component placement. Figure 11 provides a simplified layout for the boost converter. The exposed pad of the package is the only GND terminal of the IC and is also important for its thermal management. It is crucial to achieve a good electrical and thermal contact between the exposed pad and the ground plane of the board. To reduce electromagnetic interference (EMI), it is important to minimize the area of the high dV/dt switching node between the inductor, switch drain and anode of the anode of the Schottky rectifier. Use a ground plane under the switching node to eliminate interplane coupling to sensitive signals.

Proper layout of the power paths with high di/dt is essential to robust converter operation. The following high di/dt loops of different topologies should be kept as tight as possible to reduce inductive ringing:

1. In boost configuration, the high di/dt loop of each channel contains the output capacitor, the sensing resistor, the power NMOS and the Schottky diode.
2. In buck mode configuration, the high di/dt loop of each channel contains the input capacitor, the sensing resistor, the power NMOS and the Schottky diode.




Figure 10. Protection Circuit for Fault to Ground on LED Load. Includes Fast Level Shift for PWM Switch M1

APPLICATIONS INFORMATION

- In buck-boost mode configuration, the high di/dt loop of each channel contains the capacitor connecting between V_{OUT} and GND, the sensing resistor, the power NMOS and the Schottky diode.
- In SEPIC configuration, the high di/dt loop contains the power NMOS, sense resistor, output capacitor, Schottky diode and the DC-coupling capacitor.

The ground terminal of the switch current sense resistor should Kelvin connect to the GND of the LT3761A. Likewise, the ground terminal of the bypass capacitor for the $INTV_{CC}$ regulator should be placed near the GND of the switching path. Typically this requirement will result in the external switch being closest to the IC, along with

the $INTV_{CC}$ bypass capacitor. The ground for the compensation network (V_C) and other DC control signals (e.g., FB, PWM, DIM/SS, CTRL) should be star connected to the underside of the IC. Do not extensively route high impedance signals such as FB and V_C , as they may pick up switching noise. In particular, avoid routing FB and PWMOUT in parallel for more than a few millimeters on the board. Minimize resistance in series with the SENSE input to avoid changes (most likely reduction) to the switch current limit threshold. The best overall results can be obtained using a 4-layer board, and design files for a proven board design specifically for this product can be downloaded [here](#).






Figure 11. Simplified 2-Layer Layout of the Boost LED Driver for Automotive Headlamp in the Typical Applications Section

TYPICAL APPLICATIONS

94% Efficient Boost LED Driver for Automotive Headlamp with 25:1 PWM Dimming



Boost Efficiency and Output Current vs V_{IN}




- M1: INFINEON BSC123N08NS3-G
- D1: DIODES INC PDS5100
- L1: COILTRONICS HC9-100-R
- M2: VISHAY SILICONIX Si2328DS
- C_{OUT}, C_{IN}: MURATA GRM42-2X7R225K100R

(CURRENT DERATED FOR $V_{IN} < 10V$)

SEE SUGGESTED LAYOUT FIGURE 7


Boost LED Driver with Output Short-Circuit Protection with Externally Driven PWM




- M1: INFINEON BSC123N08NS3-G
- D1: DIODES INC PDS5100
- L1: COILTRONICS HC9-100-R
- M2: VISHAY SILICONIX Si7113DN
- D2: VISHAY 10BQ100
- Q1, Q3: CENTRAL CMPT3906
- Q2: ZETEX FMMT493

TYPICAL APPLICATIONS


Boost LED Driver with Output Short-Circuit Protection with Internally Generated PWM



High Side Disconnect Internally Generated PWM Dimming Waveform




Output Short-Circuit Waveform Showing Hiccup Mode Operation with Internally Generated PWM




TYPICAL APPLICATIONS


40W SEPIC LED Driver



**SEPIC Efficiency,
Output Current vs V_{IN}**





PWM Dimming Waveform





TYPICAL APPLICATIONS

Boost LED Driver for 30kHz PWM Dimming




Buck Mode 5A LED Driver for 40kHz PWM Dimming



PACKAGE DESCRIPTION

MSE Package
16-Lead Plastic MSOP, Exposed Die Pad
 (Reference LTC DWG # 05-08-1667 Rev F)



- NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
 2. DRAWING NOT TO SCALE
 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
 6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	06/22	Added AEC-Q100 Qualified.	1
		Added #W order information.	2
		Updated ISP/ISN Overcurrent Threshold specification.	3
		Updated PWM Threshold Hysteresis specification.	4