

Precision Instrumentation Amplifier with Level Shift and Output Clamping

FEATURES

- **Single Gain Set Resistor: $G = 1$ to >1000**
- **Excellent DC Precision**
 - **Input Offset Voltage: $60\mu\text{V}$ Max**
 - **Input Offset Voltage Drift: $0.6\mu\text{V}/^\circ\text{C}$ Max**
 - **Low Gain Error: 0.01% Max ($G = 1$)**
 - **Low Gain Drift: $35\text{ppm}/^\circ\text{C}$ Max ($G > 1$)**
 - **High DC CMRR: 86dB Min ($G = 1$)**
- **Integrated Output Clamps**
- **Integrated Output Level Shift**
- **Input Bias Current: 800pA Max**
- **3.1MHz -3dB Bandwidth ($G = 1$)**
- **Low Noise:**
 - **0.1Hz to 10Hz Noise: $0.2\mu\text{V}_{\text{P-P}}$**
 - **1kHz Voltage Noise: $7\text{nV}/\sqrt{\text{Hz}}$**
- **Integrated Input RFI Filter**
- **Wide Supply Range 4.75V to 35V**
- **Temperature Ranges: -40°C to 85°C and -40°C to 125°C**
- **MS16E and 20-Lead $3\text{mm} \times 4\text{mm}$ QFN Packages**

APPLICATIONS

- Bridge Amplifier
- Data Acquisition
- Thermocouple Amplifier
- Strain Gauge Amplifier
- Medical Instrumentation
- Transducer Interfaces
- Differential to Single-Ended Conversion

DESCRIPTION

The **LT[®]6372-1** is a gain programmable, high precision instrumentation amplifier that delivers industry leading DC precision. This high precision enables smaller signals to be sensed and eases calibration requirements, particularly over temperature. The LT6372-1 incorporates features into the LT6370 which further improve accuracy and simplify interfacing to an ADC.


The LT6372-1 uses a proprietary high performance bipolar process which enables industry leading accuracy coupled with exceptional long-term stability. The LT6372-1 is laser trimmed for very low input offset voltage ($60\mu\text{V}$) and high CMRR (86dB , $G = 1$). Proprietary on-chip test capability allows the gain drift ($35\text{ppm}/^\circ\text{C}$) to be guaranteed with automated testing.

The LT6372-1's difference amplifier uses a split reference configuration which simplifies level shifting the amplifier's output to the center of the ADC's input range. Output clamp pins are also provided to limit the voltage which can be applied to an ADC's input. EMI filtering is integrated on the LT6372-1's inputs to maintain accuracy in the presence of harsh RF interference.


The LT6372-1 is available in a compact MS16E or a 20-pin $3\text{mm} \times 4\text{mm}$ QFN. The LT6372-1 is fully specified over the -40°C to 85°C and -40°C to 125°C temperature ranges.

All registered trademarks and trademarks are the property of their respective owners.

TYPICAL APPLICATION



LT6372-1 Driving LTC2367-16 with Level Shift and Output Clamping




LT6372-1

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V^+ to V^-)	36V	Output Short-Circuit Duration	Thermally Limited
Input Voltage ($+IN$, $-IN$, $+R_{G,S}$, $+R_{G,F}$, $-R_{G,S}$, $-R_{G,F}$, REF1, REF2, CLHI, CLLO) ... ($V^- - 0.3V$) to ($V^+ + 0.3V$)		Output Current	80mA
Differential Input Voltage		Operating and Specified Temperature Range	
($+IN$ to $-IN$)	$\pm 36V$	I-Grade	$-40^\circ C$ to $85^\circ C$
(REF1 to REF2)	$\pm 15V$	H-Grade	$-40^\circ C$ to $125^\circ C$
Input Current ($+R_{G,S}$, $+R_{G,F}$, $-R_{G,S}$, $-R_{G,F}$)	$\pm 2mA$	Maximum Junction Temperature	$150^\circ C$
Input Current ($+IN$, $-IN$, CLLO)	$\pm 10mA$	Storage Temperature Range	$-65^\circ C$ to $150^\circ C$
Input Current (REF1, REF2, CLHI)	$-10mA$	Lead Temperature (Soldering, 10 sec)	$300^\circ C$

PIN CONFIGURATION



ORDER INFORMATION

TUBE	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT6372IMSE-1#PBF	LT6372IMSE-1#TRPBF	63721	16-Lead Plastic MSOP	$-40^\circ C$ to $85^\circ C$
LT6372HMSE-1#PBF	LT6372HMSE-1#TRPBF	63721	16-Lead Plastic MSOP	$-40^\circ C$ to $125^\circ C$
LT6372IUDC-1#PBF	LT6372IUDC-1#TRPBF	LHHV	20-Lead (3mm x 4mm) Plastic QFN	$-40^\circ C$ to $85^\circ C$
LT6372HUDC-1#PBF	LT6372HUDC-1#TRPBF	LHHV	20-Lead (3mm x 4mm) Plastic QFN	$-40^\circ C$ to $125^\circ C$

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

[Tape and reel specifications](#). Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the specified temperature range, otherwise specifications are at T_A = 25°C. V_S = ±15V, V_{CM} = V_{REF1} = V_{REF2} = 0V, V_{CLLO} = V⁻, V_{CLHI} = V⁺, R_L = 2kΩ.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
G	Gain Range	G = (1 + 24.2k/R _G) (Note 2)	1		1000	V/V	
	Gain Error (Notes 3, 4)	G = 1		-0.004	0.01	%	
		G = 1 ●			0.015	%	
		G = 10		-0.02	0.12	%	
		G = 10 ●			0.42	%	
		G = 100		-0.02	0.12	%	
		G = 100 ●			0.42	%	
		G = 1000		-0.05	0.12	%	
		G = 1000 ●			0.5	%	
	Gain vs Temperature (Notes 3, 4)	G = 1 (Note 5)		0.2	0.5	ppm/°C	
		G > 1 (Note 6)		20	35	ppm/°C	
	Gain Nonlinearity (Notes 3, 7)	V _{OUT} = ±10V, G = 1		1	3	ppm	
		V _{OUT} = ±10V, G = 10			3	40	ppm
		V _{OUT} = ±10V, G = 100			20	50	ppm
		V _{OUT} = ±10V, G = 1000			50		ppm
		V _{OUT} = ±10V, G = 1, R _L = 600Ω			4		ppm
		V _{OUT} = ±10V, G = 10, R _L = 600Ω			6		ppm
		V _{OUT} = ±10V, G = 100, R _L = 600Ω			70		ppm
		V _{OUT} = ±10V, G = 1000, R _L = 600Ω		250		ppm	

V_{OSt}, Total Input Referred Offset Voltage, V_{OSt} = V_{Osi} + V_{Oso}/G

V _{Osi}	Input Offset Voltage (Note 8)			±10	±60 ±175	μV μV
V _{Oso}	Output Offset Voltage (Note 8)			±70	±275 ±500	μV μV
V _{Osi} /T	Input Offset Voltage Drift (Notes 5, 8)				±0.6	μV/°C
	Input Offset Voltage Hysteresis (Note 9)	T _A = -40°C to 125°C		±3		μV
V _{Oso} /T	Output Offset Voltage Drift (Notes 5, 8)				±4	μV/°C
	Output Offset Voltage Hysteresis (Note 9)	T _A = -40°C to 125°C		±10		μV
I _B	Input Bias Current	T _A = -40°C to 85°C T _A = -40°C to 125°C		±0.1	±0.8 ±1.5 ±3	nA nA nA
I _{OS}	Input Offset Current			±0.2	±1.4 ±4	nA nA
	Input Noise Voltage (Note 10)	0.1Hz to 10Hz, G = 1		2		μV _{P-P}
		0.1Hz to 10Hz, G = 1000			0.2	

Total RTI Noise = √(e_{ni}² + (e_{no}/G)²) (Note 10)

e _{ni}	Input Noise Voltage Density	f = 1kHz		7		nV/√Hz
e _{no}	Output Noise Voltage Density	f = 1kHz		65		nV/√Hz
	Input Noise Current	0.1Hz to 10Hz		10		pA _{P-P}
i _n	Input Noise Current Density	f = 1kHz		200		fA/√Hz
R _{IN}	Input Resistance	V _{IN} = -12.6V to 13V		225		GΩ
C _{IN}	Differential Common Mode	f = 100kHz		0.9		pF
		f = 100kHz		15.9		pF
V _{CM}	Input Voltage Range	Guaranteed by CMRR		V ⁻ + 1.8/V ⁺ - 1.4 V ⁻ + 2.4	V ⁺ - 2	V V

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_S = \pm 15\text{V}$, $V_{\text{CM}} = V_{\text{REF1}} = V_{\text{REF2}} = 0\text{V}$, $V_{\text{CLLO}} = V^-$, $V_{\text{CLHI}} = V^+$, $R_L = 2\text{k}\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS			
CMRR	Common Mode Rejection Ratio	DC to 60Hz, 1k Source Imbalance, $V_{\text{CM}} = -12.6\text{V}$ to 13V $G = 1$ $G = 1$ $G = 10$ $G = 10$ $G = 100$ $G = 100$ $G = 1000$ $G = 1000$		86	100		dB		
			●	80			dB		
				106	120		dB		
			●	100			dB		
				120	140		dB		
			●	115			dB		
				128	150		dB		
			●	120			dB		
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375\text{V}$ to $\pm 17.5\text{V}$ $G = 1$ $G = 1$ $G = 10$ $G = 10$ $G = 100$ $G = 100$ $G = 1000$ $G = 1000$			74		dB		
					98		dB		
					102		dB		
					105		dB		
				$f = 20\text{kHz}$, QFN20 Package					
				$f = 20\text{kHz}$, MS16E Package					
				$G = 1$		69		dB	
				$G = 10$		92		dB	
	$G = 100$		110		dB				
	$G = 1000$		110		dB				
V_S	Supply Voltage	Guaranteed by PSRR	●	4.75		35	V		
			$V_S = \pm 15\text{V}$ $T_A = -40^\circ\text{C}$ to 85°C $T_A = -40^\circ\text{C}$ to 125°C			2.75	2.85		mA
				●			3		mA
				●			3.1		mA
						2.65	2.7		mA
				●			2.85		mA
				●			2.95		mA
				V_{OUT}	Output Voltage Swing	$V_S = \pm 15\text{V}$, $R_L = 10\text{k}\Omega$	●	-14.5	-14.9/14
	-14.3						13.6	V	
$V_S = \pm 2.375\text{V}$, $R_L = 10\text{k}\Omega$	●	-2	-2.3/1.6			1.5	V		
		-1.8				1.3	V		
I_{OUT}	Output Short Circuit Current		35	55		mA			
		●	30			mA			
BW	-3dB Bandwidth	$G = 1$ $G = 10$ $G = 100$ $G = 1000$		3.1			MHz		
					1.15		MHz		
					184		kHz		
					19		kHz		
SR	Slew Rate	$G = 1$, $V_{\text{OUT}} = \pm 10\text{V}$		11		V/ μs			
t_s	Settling Time	20V Output Step to 0.0015% $G = 1$ $G = 10$ $G = 100$ $G = 1000$		5.8			μs		
					9.8		μs		
					16		μs		
					100		μs		

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the specified temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_S = \pm 15\text{V}$, $V_{CM} = V_{REF1} = V_{REF2} = 0\text{V}$, $V_{CLLO} = V^-$, $V_{CLHI} = V^+$, $R_L = 2\text{k}\Omega$.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
R_{REFIN}	REF Input Resistance	REF1 or REF2, Untested REF pin floating		30		$\text{k}\Omega$
I_{REFIN}	REF Input Current	$V_{+IN} = V_{-IN} = V_{REF1} = V_{REF2} = 0\text{V}$, REF1 or REF2	● -20 -30	-14	-7 3	μA μA
V_{REF}	REF Voltage Range	REF1 or REF2	● V^-		V^+	V
A_{VREF}	REF Gain to Output	$V_{REF1} = 0\text{V}$ to 5V , $V_{REF2} = 0\text{V}$		0.5		V/V
	REF Gain Error	$V_{REF1} = 0\text{V}$ to 5V , $V_{REF2} = 0\text{V}$	● -175 -200	± 50	175 200	ppm ppm
	CLLO Input Current	$V_{CLLO} = 0\text{V}$	●		1	μA
	CLHI Input Current	$V_{CLHI} = 5\text{V}$	●		1	μA
	CLLO Input Operating Voltage Range	Outside this range CLLO is disabled	● $V^- + 3$		$V^+ - 2$	V
	CLHI Input Operating Voltage Range	Outside this range CLHI is disabled	● $V^- + 2$		$V^+ - 2.5$	V
	CLLO Clamp Voltage ($V_{OUT} - V_{CLLO}$)		● -0.57 -0.74	-0.45		V V
	CLHI Clamp Voltage ($V_{OUT} - V_{CLHI}$)		●	0.45	0.55 0.755	V V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Gains higher than 1000 are possible but the resulting low R_G values can make PCB and package lead resistance a significant error source.

Note 3: Gain tests are performed with $-IN$ at mid-supply and $+IN$ driven.

Note 4: When the gain is greater than 1 the gain error and gain drift specifications do not include the effect of external gain set resistor R_G .

Note 5: This specification is guaranteed by design.

Note 6: This specification is guaranteed with high-speed automated testing.

Note 7: This parameter is measured in a high speed automatic tester that does not measure the thermal effects with longer time constants. The magnitude of these thermal effects are dependent on the package used, PCB layout, heat sinking and air flow conditions.

Note 8: For more information on how offsets relate to the amplifiers, see section "Input and Output Offset Voltage" in the Applications section.


Note 9: Hysteresis in output voltage is created by mechanical stress that differs depending on whether the IC was previously at a higher or lower temperature. Output voltage is always measured at 25°C , but the IC is cycled to the hot or cold temperature limit before successive measurements. Hysteresis is roughly proportional to the square of the temperature change. For instruments that are stored at well controlled temperatures (within 20 or 30 degrees of operational temperature), hysteresis is usually not a significant error source. Typical hysteresis is the worst case of 25°C to cold to 25°C or 25°C to hot to 25°C , preconditioned by one thermal cycle.

Note 10: Referred to the input.


TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_{REF1} = V_{REF2} = 0\text{V}$, $V_{CLLO} = V^-$, $V_{CLHI} = V^+$, $R_L = 2\text{k}\Omega$, unless otherwise noted.


Distribution of Input Offset Voltage, MS16E Package




Distribution of Input Offset Voltage Drift, MS16E Package




Distribution of Input Offset Voltage Drift, MS16E Package




Distribution of Input Offset Voltage, QFN Package




Distribution of Input Offset Voltage Drift, QFN Package




Distribution of Input Offset Voltage Drift, QFN Package




Distribution of Output Offset Voltage, MS16E Package



Distribution of Output Offset Voltage Drift, MS16E Package




Distribution Output Offset Voltage Drift, MS16E Package




TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_{REF1} = V_{REF2} = 0\text{V}$, $V_{CLLO} = V^-$, $V_{CLHI} = V^+$, $R_L = 2\text{k}$, unless otherwise noted.


Distribution of Output Offset Voltage, QFN Package




Distribution of Output Offset Voltage Drift, QFN Package




Distribution of Output Offset Voltage Drift, QFN Package




Distribution of Gain Error




Distribution of Gain Error




Distribution of REF Divider Gain Error




REF Divider Gain Drift



REF Gain Drift




Gain Drift ($G = 1$)



TYPICAL PERFORMANCE CHARACTERISTICS


$T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_{REF1} = V_{REF2} = 0\text{V}$, $V_{CLLO} = V^-$, $V_{CLHI} = V^+$, $R_L = 2\text{k}$, unless otherwise noted.

Gain Drift (G = 1000)




6372-1 G19

Lead Free Reflow Profile Due to IR Reflow




6372-1 G20

Gain Nonlinearity (G = 1)




6372-1 G21

Gain Nonlinearity (G = 10)




6372-1 G22

Gain Nonlinearity (G = 100)




6372-1 G23

Gain Nonlinearity (G = 1000)




6372-1 G24

CMRR vs Frequency, RTI QFN Package




6372-1 G25

CMRR vs Frequency, RTI MS16E Package



6372-1 G26

Positive Power Supply Rejection Ratio vs Frequency, RTI




6372-1 G27


TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_{REF1} = V_{REF2} = 0\text{V}$, $V_{CLLO} = V^-$, $V_{CLHI} = V^+$, $R_L = 2\text{k}$, unless otherwise noted.


Negative Power Supply Rejection Ratio vs Frequency




Input-Referred Voltage Noise Density vs Frequency




Current Noise Density vs Frequency




0.1Hz to 10Hz Voltage Noise, G = 1, RTI




0.1Hz to 10Hz Voltage Noise, G = 10, RTI




0.1Hz to 10Hz Voltage Noise, G = 100, RTI




0.1Hz to 10Hz Voltage Noise, G = 1000, RTI



0.1Hz to 10Hz Noise Current, Unbalanced Source R




0.1Hz to 10Hz Noise Current, Balanced Source R




TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_{REF1} = V_{REF2} = 0\text{V}$, $V_{CLLO} = V^-$, $V_{CLHI} = V^+$, $R_L = 2\text{k}\Omega$, unless otherwise noted.


REF Pin Current vs Input Common Mode Voltage




Input Bias Current vs Common Mode Voltage




Input Bias and Offset Current vs Temperature




Supply Current vs Supply Voltage




Output Voltage Swing vs Load Resistance




Output Voltage Swing vs Load Resistance




Output Short Circuit Current vs Temperature



Undistorted Output Swing vs Frequency




Slew Rate vs Temperature



TYPICAL PERFORMANCE CHARACTERISTICS


$T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_{REF1} = V_{REF2} = 0\text{V}$, $V_{CLLO} = V^-$, $V_{CLHI} = V^+$, $R_L = 2\text{k}\Omega$, unless otherwise noted.

Large Signal Transient Response




G = 1
 $V_S = \pm 15\text{V}$
 $T_A = 25^\circ\text{C}$
 $C_L = 100\text{pF}$

Large Signal Transient Response




G = 10
 $V_S = \pm 15\text{V}$
 $T_A = 25^\circ\text{C}$
 $C_L = 100\text{pF}$

Large Signal Transient Response




G = 100
 $V_S = \pm 15\text{V}$
 $T_A = 25^\circ\text{C}$
 $C_L = 100\text{pF}$

Large Signal Transient Response




G = 1000
 $V_S = \pm 15\text{V}$
 $T_A = 25^\circ\text{C}$
 $C_L = 100\text{pF}$

Small Signal Transient Response




G = 1
 $V_S = \pm 15\text{V}$
 $T_A = 25^\circ\text{C}$
 $C_L = 100\text{pF}$

Small Signal Transient Response




G = 10
 $V_S = \pm 15\text{V}$
 $T_A = 25^\circ\text{C}$
 $C_L = 100\text{pF}$

Small Signal Transient Response



G = 100
 $V_S = \pm 15\text{V}$
 $T_A = 25^\circ\text{C}$
 $C_L = 100\text{pF}$





Small Signal Transient Response



G = 1000
 $V_S = \pm 15\text{V}$
 $T_A = 25^\circ\text{C}$
 $C_L = 100\text{pF}$

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = V_{REF1} = V_{REF2} = 0\text{V}$, $V_{CLO} = V^-$, $V_{CHI} = V^+$, $R_L = 2\text{k}\Omega$, unless otherwise noted.



PIN FUNCTIONS (MS16E/QFN20)

-R_{G,F} (Pin 1/Pin 19): For use with an external gain setting resistor. This connection should be routed to the gain setting resistor separately from -R_{G,S} in order to minimize gain errors.

-R_{G,S} (Pin 2/Pin 20): For use with an external gain setting resistor. This connection should be routed to the gain setting resistor separately from -R_{G,F} in order to minimize gain errors.

-IN (Pin 4/Pin 2): Negative Input Terminal. This input is high impedance.

+IN (Pin 5/Pin 5): Positive Input Terminal. This input is high impedance.

CLLO (Pin 7/Pin 8): Low Side Clamp Input. The voltage applied to the CLLO pin defines the lower voltage limit of the output. Typically, the output clamps 500mV below the voltage applied to the CLLO pin. Do not float CLO.

V⁻ (Pin 8/Pin 7): Negative Power Supply. A bypass capacitor should be used between supply pins and ground.

CLHI (Pin 9/Pin 10): High Side Clamp Input. The voltage applied to the CLHI pin defines the upper voltage limit of the output. Typically, the output clamps 500mV above the voltage applied to the CLHI pin. Do not float CLHI.

REF1 (Pin 10/Pin 12): Reference for the output voltage. REF1 can be tied to REF2 and used as a reference for the output. REF1 can also be used with REF2 to form a voltage divider and level shift the output.

OUTPUT (Pin 11/Pin 13): Output voltage referenced to the REF pins.

V⁺ (Pin 12/Pin 14): Positive Power Supply. A bypass capacitor should be used between supply pins and ground.

REF2 (Pin 13/Pin 15): Reference for the output voltage. REF2 can be tied to REF1 and used as a reference for the output. REF2 can also be used with REF1 to form a voltage divider and level shift the output.


+R_{G,S} (Pin 15/Pin 17): For use with an external gain setting resistor. This connection should be routed to the gain setting resistor separately from +R_{G,F} in order to minimize gain errors.

+R_{G,F} (Pin 16/Pin 18): For use with an external gain setting resistor. This connection should be routed to the gain setting resistor separately from +R_{G,S} in order to minimize gain errors.

NIC (Pins 3, 6, 14/Pins 1, 3, 4, 6, 11, 16): No Internal Connection.

DNC (QFN Pin 9): Do Not Connect. This pin should float.

SIMPLIFIED BLOCK DIAGRAM



6372-1 BD

THEORY OF OPERATION

The LT6372-1 is an improved version of the classic three op amp instrumentation amplifier topology that incorporates features to improve accuracy and simplify interfacing to ADCs. Laser trimming and proprietary monolithic construction allow for tight matching and extremely low drift of circuit parameters over the specified temperature range. Refer to the Simplified Block Diagram to aid in understanding the following circuit description. The collector currents in Q1 and Q2 as well as I1 and I4 are trimmed to minimize input offset voltage drift, thus assuring a high level of performance. R1 and R2 are trimmed to an absolute value of 12.1k to assure that the gain can be set accurately (0.12% at G = 100) with only one external resistor, R_G. The value of R_G determines the transconductance of the preamp stage. As R_G is reduced to increase the programmed gain, the transconductance of the input preamp stage also increases to that of the input transistors Q1 and Q2. This causes the open-loop gain to increase when the programmed gain is increased, reducing the input related errors and noise. The input voltage noise at high gains is determined only by Q1 and Q2. At lower gains the noise of the difference amplifier and preamp gain setting resistors may increase the noise. The gain bandwidth product is determined by C1, C2 and the preamp transconductance, which increases with programmed gain. Therefore, the bandwidth is self-adjusting and does not drop directly proportional to gain.

The input transistors Q1 and Q2 offer excellent matching, drift and noise performance, which is due to using a proprietary high performance process, as well as low input bias current due to the high beta of these input devices. The input bias current is further reduced by trimming I3 and I6. The collector currents in Q1 and Q2 are held constant due to the feedback through the Q1-A1-R1 loop and Q2-A2-R2 loop. The action of the amplifier loops impresses the differential input voltage across the external gain set resistor R_G. Since the current that flows through R_G also flows through R1 and R2, the ratios provide a gained-up differential voltage,

$$G = 1 + \frac{R1 + R2}{R_G}$$

to the difference amplifier A3. The difference amplifier removes the common mode voltage and provides a single-ended output voltage referenced to the average of the

voltages on REF1 and REF2. This split reference resistor configuration allows the output voltage to be easily level shifted to the center of an ADC's input range without external components. The offset voltage of the difference amplifier is trimmed to minimize output offset voltage drift, thus assuring a high level of performance, even in low gains. Resistors R5 to R9 are trimmed to maximize CMRR and minimize gain error. The resulting gain equation is:

$$G = 1 + \frac{24.2k}{R_G}$$

Solving for the gain set resistor gives:

$$R_G = \frac{24.2k}{G - 1}$$

Table 1 shows appropriate 1% resistor values for a variety of gains.

Table 1. LT6372-1 Gain and R_G Lookup.

Resulting Gains for Various 1% Standard Resistor Values	
Gain	Standard 1% Resistor Value (Ω)
1	–
1.996	24.3k
5.007	6.04k
10.06	2.67k
20.06	1.27k
50.69	487
100.6	243
201	121
497.9	48.7
996.9	24.3
Convenient Integer Gains Using Various Standard 1% Resistor Values	
Integer Gain	Standard 1% Resistor Value (Ω)
1	–
3	12.1k
21	1.21k
23	1.1k
122	200
201	121
221	110
243	100
1211 (Note 2)	20

Additionally, The LT6372-1 has two integrated output voltage clamps which can be used to limit the voltage

APPLICATIONS INFORMATION

applied to an ADC's input. Typically, CLHI is tied to the ADC's reference and CLLO is tied to the ADC's ground connection.

Valid Input and Output Range

Instrumentation amplifiers traditionally specify a valid input common mode range and an output swing range.

This however often fails to identify limitations associated with internal swing limits. Referring to the Simplified Block Diagram, the output swing of pre-amplifiers A1 and A2 as well as the common-mode input range of the difference amplifier A3 impose limitations on the valid operating range. Figure 1 shows the operating region where a valid output is produced for various configurations. Further valid input and output range plots can be generated using the [Diamond Plot Tool](#).




Figure 1. Input Common Mode Range vs Output Voltage

APPLICATIONS INFORMATION









Figure 1 (Continued). Input Common Mode Range vs Output Voltage

APPLICATIONS INFORMATION




Figure 1 (Continued). Input Common Mode Range vs Output Voltage

APPLICATIONS INFORMATION

Split Reference Pins

Output Level Shifting with the LT6372-1's difference amplifier features split reference pins, REF1 and REF2, which allow the output to be easily and accurately level shifted without the use of external circuitry. REF1 and REF2 are typically tied to an ADC ground and reference respectively. In this configuration the amplifier's output is conveniently level shifted to the center of the ADC input range.

If REF1 and REF2 are shorted to each other, they can function as the reference for the output voltage like a traditional instrumentation amplifier.

Parasitic resistance in series with REF1 and REF2 should be minimized to preserve CMRR and gain performance. It is also important to note that the drift in any circuitry used to drive REF1 or REF2 can result in an additional output drift term. Therefore, it may be important to consider the temperature accuracy of the circuitry used to drive the REF pin.

Gain Setting Resistor Connections

Each pre-amplifier gives a set of RG connection terminals which should be routed separately to the gain setting resistor. Doing this minimizes the impact which parasitic trace and lead resistance has on gain accuracy. When routing to the gain setting resistors, large loops should be avoided as they can couple noise into the amplifier.

Output Clamps

The CLHI and CLLO clamp pins limit the output voltage swing of the LT6372-1. CLHI and CLLO are typically tied to the ADC supply/reference and ADC ground respectively. In this case the ADC input is protected from being overdriven by the LT6372-1 which is likely running off a higher supply voltage.

When the CLLO is tied to 0V, attempts to drive the output below 0V will be clamped at -0.45V typically. When CLHI is tied to 5V, attempts to drive the output above 5V will be clamped at 5.45V typically.

CLHI and CLLO are high impedance inputs and do not conduct significant current during clamping. Rather, internal amplifier nodes are controlled by CLHI and CLLO to limit the output voltage.

In applications where clamping is not desired, CLLO should be tied to V⁻ and CLHI to V⁺ to disable clamping.

Input and Output Offset Voltage

The offset voltage of the LT6372-1 has two main components: the input offset voltage due to the input amplifiers and the output offset due to the output amplifier. The total offset voltage referred to the input (RTI) is found by dividing the output offset by the programmed gain and adding it to the input offset voltage. At high gains the input offset voltage dominates, whereas at low gains the output offset voltage dominates. The total offset voltage is:

$$\text{Total input offset voltage (RTI)} = V_{OSI} + V_{OSO}/G$$

$$\text{Total output offset voltage (RTO)} = V_{OSI} \cdot G + V_{OSO}$$

The preceding equations can also be used to calculate offset drift in a similar manner.

Output Offset Trimming

The LT6372-1 is laser trimmed for low offset voltage so that no external offset trimming is required for most applications. In the event that the offset voltage needs to be adjusted, the circuit in Figure 2 is an example of an optional offset adjustment circuit. The op amp buffer provides a low impedance signal to the REF pin in order to achieve the best CMRR and lowest gain error.




Figure 2. Optional Trimming of Output Offset Voltage

Thermocouple Effects

In order to achieve accuracy on the microvolt level, thermocouple effects must be considered. Any connection of dissimilar metals forms a thermoelectric junction and

APPLICATIONS INFORMATION

generates a small temperature-dependent voltage. Also known as the Seebeck Effect, these thermal EMFs can be the dominant error source in low-drift circuits.

Connectors, switches, relay contacts, sockets, resistors, and solder are all candidates for significant thermal EMF generation. Even junctions of copper wire from different manufacturers can generate thermal EMFs of 200nV/°C, which is comparable to the maximum input offset voltage drift specification of the LT6372-1. Figure 3 and Figure 4 illustrate the potential magnitude of these voltages and their sensitivity to temperature.

In order to minimize thermocouple-induced errors, attention must be given to circuit board layout and component selection. It is good practice to minimize the number of junctions in the amplifier's input and R_G signal paths and avoid connectors, sockets, switches, and relays whenever possible. If such components are required, they should be selected for low thermal EMF characteristics. Furthermore, the number, type, and layout of junctions should be matched for both inputs with respect to thermal gradients on the circuit board. Doing so may involve deliberately introducing dummy junctions to offset unavoidable junctions.

Air currents can also lead to thermal gradients and cause significant noise in measurement systems. It is important to prevent airflow across sensitive circuits. Doing so will often reduce thermocouple noise substantially. Placing PCB input traces close together, and on an internal PCB layer, can help minimize temperature differentials resulting from air currents reacting with the input trace thermal surface area.




Figure 3. Thermal EMF Generated by Two Copper Wires From Different Manufacturers




Figure 4. Solder-Copper Thermal EMFs

Reducing Board-Related Leakage Effects

Leakage currents can have a significant impact on system accuracy, particularly in high temperature and high voltage applications. Quality insulation materials should be used, and insulating surfaces should be cleaned to remove fluxes and other residues. For humid environments, surface coating may be necessary to provide a moisture barrier.

Leakage into the R_G pin conducts through the on-chip feedback resistor, creating an error at the output of the pre-amplifiers. This error is independent of gain and degrades accuracy the most at low gains. This leakage can be minimized by encircling the R_G connections with a guard-ring operated at a potential very close to that of the R_G pins. NIC pins adjacent to each R_G pin can be used to simplify the implementation of this guard-ring. These NIC pins do not provide any bias and have no internal connections. In some cases, the guard-ring can be connected to the input voltage which biases one diode drop below R_G .




Figure 5. Guard-Rings Can Be Used to Minimize Leakage into the R_G Pins

Leakage into the input pins reacts with the source resistance, creating an error directly at the input. This leakage can be minimized by encircling the input connections with a guard-rings operated at a potential very close to that of the input pins. In some cases, the guard-ring can be connected to R_G which biases one diode above the input.

For the lowest leakage, amplifiers can be used to drive the guard ring. These buffers must have very low input bias current since that will now be a leakage.




Figure 6. Guard-Rings Can Be Used to Minimize Leakage into the Input Pins

Input Bias Current Return Path

The low input bias current of the LT6372-1 (800pA max) and high input impedance (225G Ω) allow the use of high impedance sources without introducing additional offset voltage errors, even when the full common mode range is required. However, a path must be provided for the input bias currents of both inputs when a purely differential signal is being amplified. Without this path, the inputs will float to either rail and exceed the input common mode range of the LT6372-1, resulting in a saturated input amplifier. Figure 7 shows three examples of an input bias current path. The first example is of a purely differential signal source with a 10k Ω input current path to ground. Since the impedance of the signal source is low, only one resistor is needed. Two matching resistors are needed for higher impedance signal sources as shown in the second example. Balancing the input impedance improves both AC and DC common mode rejection and DC offset. The need for input resistors is eliminated if a center tap is present as shown in the third example.




Figure 7. Providing an Input Common Mode Current Path

APPLICATIONS INFORMATION

Input Protection

Additional input protection can be achieved by adding external resistors in series with each input. If low value resistors are needed, a clamp diode from the positive supply to each input will help improve robustness. A 2N4394 drain/source to gate is a good low leakage diode which can be used as shown in Figure 8. Robust input resistors should be chosen, such as carbon composite or bulk metal foil. Metal film and carbon film should not be used because of their poor performance.




Figure 8. Input Protection

Maintaining AC CMRR

To achieve optimum AC CMRR, it is important to balance the capacitance on the R_G gain setting pins. Furthermore, if the source resistance on each input is not equal, adding an additional resistance to one input to improve input source resistance matching will improve AC CMRR.

RFI Reduction/Internal RFI Filter

In many industrial and data acquisition applications, the LT6372-1 will be used to amplify small signals accurately in the presence of large common mode voltages or high levels of noise. Typically, the sources of these very small signals (on the order of microvolts or millivolts) are sensors that can be a significant distance from the signal conditioning circuit. Although these sensors may be connected to signal conditioning circuitry using shielded or unshielded twisted-pair cabling, the cabling may act as an antenna, conveying very high frequency interference directly into the input stage of the LT6372-1.

The amplitude and frequency of the interference can have an adverse effect on an instrumentation amplifier's input stage by causing any unwanted DC shift in the amplifier's input offset voltage. This well known effect is called RFI rectification and is produced when out-of-band interference is coupled (inductively, capacitively or via radiation) and rectified by the instrumentation amplifier's input transistors. These transistors act as high frequency signal detectors, in the same way diodes were used as RF envelope detectors in early radio designs. Regardless of the type of interference or the method by which it is coupled into the circuit, an out-of-band error signal appears in series with the instrumentation amplifier's inputs.

To help minimize this effect, the LT6372-1 has 50MHz on-chip RFI filters to help attenuate high frequencies before they can interact with its input transistors. These on-chip filters are well matched due to their monolithic construction, which helps minimize any degradation in AC CMRR. To reduce the effect of these out-of-band signals on the input offset voltage of the LT6372-1 further, an additional external low-pass filter can be used at the inputs. The filter should be located very close to the input pins of the circuit. An effective filter configuration is illustrated in Figure 9, where three capacitors have been added to the inputs of the LT6372-1.

The filter limits the input signal according to the following relationship:

$$\text{FilterFreq}_{\text{DIFF}} = \frac{1}{2\pi R(2C_D + C_C)}$$

$$\text{FilterFreq}_{\text{CM}} = \frac{1}{2\pi RC_C}$$

where $C_D \geq 10C_C$.

C_D affects the difference signal. C_C affects the common-mode signal. Any mismatch in $R \times C_C$ degrades the LT6372-1 CMRR. To avoid inadvertently reducing CMRR-bandwidth performance, make sure that C_C is at least one magnitude smaller than C_D . The effect of mismatched C_C s is reduced with a larger $C_D:C_C$ ratio.

APPLICATIONS INFORMATION




Figure 9. Adding a Simple External RC Filter at the Inputs to an Instrumentation Amplifier Is Effective in Further Reducing Rectification of High Frequency Out-Of-Band Signals

To avoid any possibility of common mode to differential mode signal conversion, match the common mode low-pass filter on each input to 1% or better. Here are the steps to help determine appropriate values for the filter:

1. Pick R and C_D to have a low pass pole at least 10x higher than the highest signal of interest (e.g. 500Hz for a 50Hz signal) using:

$$\begin{aligned} \text{FilterFreq}_{\text{DIFF}} &= \frac{1}{2\pi R(2C_D + C_C)} \\ &= \frac{1}{2\pi R(2C_D + 0.1C_D)} \\ &= \frac{1}{4.2\pi RC_D} \end{aligned}$$

2. Select C_C = C_D/10.

If implemented this way, the common-mode pole frequency is placed about 20x higher than the differential pole frequency. Here are the differential and common-mode low pass pole frequencies for the values shown in Figure 9:

$$\text{FilterFreq}_{\text{DIFF}} = 500\text{Hz}$$

$$\text{FilterFreq}_{\text{CM}} = 10\text{kHz}$$

APPLICATIONS INFORMATION

Error Budget Analysis

The LT6372-1 features a split reference configuration providing a convenient and effective way to interface a bipolar swing to an ADC input without additional precision components. Performing the same level shift with traditional

instrumentation amplifiers as shown in Figure 11 requires external precision components which decrease accuracy, increase cost and occupy valuable PCB space. The error budget in Table 2 shows the total system error of a LT6372-1 used as a bridge amplifier.




Figure 10. Precision Bridge Amplifier Using LT6372-1




Figure 11. Precision Bridge Amplifier with External Level Shift

Table 2. Error Budget


ERROR SOURCE	CALCULATION	ERROR, ppm OF FULL SCALE
		LT6372-1
Absolute Accuracy at T_A = 25°C		
Gain Error, %	Gain Error in % • 10k + 1000	2200
Input Offset Voltage, μV	V _{OSI} /20mV	3000
Output Offset Voltage, μV	[V _{OSO} /100]/20mV	137.5
Input Offset Current, nA	[(I _{OS})(350)/2]/20mV	12.25
CMRR, dB	[(CMRR in ppm)(5V)/20mV	250
Total Accuracy Error		5599.75
Drift to 85°C		
Gain Drift, ppm/°C	(Gain Drift + 10ppm/°C)(60°C)	2700
Input Offset Voltage Drift, μV/°C	[(V _{OSI} Drift)(60°C)]/20mV	1800
Output Offset Voltage Drift, μV/°C	[(V _{OSO} Drift)(60°C)]/100/20mV	120
Total Drift Error		4620
Resolution		
Gain Nonlinearity, ppm of Full Scale		50
Typ 0.1Hz to 10Hz Voltage Noise, μV _{P-P}	(0.1Hz to 10Hz Noise)/20mV	10
Total Resolution Error		60
Grand Total Error		10279.75

G = 100


All errors are min/max and referred to input.

TYPICAL APPLICATIONS


Differential Output Instrumentation Amplifier




AC Coupled Instrumentation Amplifier



Precision Voltage-to-Current Converter




High Side, Bidirectional Current Sense




PACKAGE DESCRIPTION

UDC Package
20-Lead Plastic QFN (3mm × 4mm)
 (Reference LTC DWG # 05-08-1742 Rev 0)




RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
 APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



- NOTE:
1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
 2. DRAWING NOT TO SCALE
 3. ALL DIMENSIONS ARE IN MILLIMETERS
 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
 5. EXPOSED PAD SHALL BE SOLDER PLATED
 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

MSE Package 16-Lead Plastic MSOP, Exposed Die Pad (Reference LTC DWG # 05-08-1667 Rev F)



NOTE:

1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.