

- **Differential or Single-Ended Gain Block**
- **Wide Supply Range 3V to 12.6V**
- **Output Swings Rail-to-Rail**
- **Input Common Mode Range Includes Ground**
- **600V/**µ**s Slew Rate**
- \blacksquare -3dB Bandwidth = 75MHz, $A_V = \pm 2$
- CMRR at 10MHz: >60dB
- Specified on 3.3V, 5V and $±5V$ Supplies
- High Output Drive: ±70mA
- Power Shutdown to 300uA
- Operating Temperature Range: -40° C to 85 $^{\circ}$ C
- Available in 8-Lead SO and Tiny 3mm x 3mm x 0.8mm DFN Packages

APPLICATIONS

- Differential to Single-Ended Conversion
- Video Line Driver
- Automotive Displays
- RGB Amplifiers
- Coaxial Cable Drivers
- Low Voltage High Speed Signal Processing

TYPICAL APPLICATION

3.3V Single Supply Video Difference Amplifier

FEATURES DESCRIPTIO U

The LT®6552 is a video difference amplifier optimized for low voltage single supply operation. This versatile amplifier features uncommitted high input impedance (+) and (–) inputs and can be used in differential or single-ended configurations. A second set of inputs gives gain adjustment and DC control to the differential amplifier.

On a single 3.3V supply, the input voltage range extends from ground to 1.3V and the output swings from ground to 2.9V while driving a 150Ω load. The LT6552 features 75MHz – 3dB bandwidth, 600V/us slew rate, and \pm 70mA output current making it ideal for driving cables directly. The LT6552 maintains its performance for supplies from 3V to 12.6V and is fully specified at 3.3V, 5V and ±5V supplies. The shutdown feature reduces power dissipation to less than 1mW and allows multiple amplifiers to drive the same cable.

The LT6552 is available in the 8-lead SO package as well as a tiny, dual fine pitch leadless package (DFN). The device is specified over the commercial and industrial temperature ranges.

 $\overline{\mathcal{I}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

1

ABSOLUTE MAXIMUM RATINGS (Note 1)

PACKAGE/ORDER INFORMATION

*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for parts specified with wider operating temperature ranges.

3.3V ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full

operating temperature range, otherwise specifications are at T_A = 25°C. V_S = 3.3V, OV. Figure 1 shows the DC test circuit, $V_{REF} = V_{CM} = 1V$, $V_{DIFF} = 0V$, $V_{\overline{SHDN}} = V^+$, unless otherwise noted. $R_L = R_F + R_G = 1k$. (Note 6)

3.3V ELECTRICAL CHARACTERISTICS

The ● **denotes the specifications which apply over the full** operating temperature range, otherwise specifications are at T_A = 25°C. V_S = 3.3V, OV. Figure 1 shows the DC test circuit, V_{REF} = V_{CM} = $1V$, V_{DIFF} = $0V$, $V_{\overline{SHDN}}$ = V^+ , unless otherwise noted. R_L = R_F + R_G = $1k$. (Note 6)

5V ELECTRICAL CHARACTERISTICS The ● **denotes the specifications which apply over the full operating**

temperature range, otherwise specifications are at T_A = 25°C. V_S = 5V, OV; Figure 1 shows the DC test circuit, V_{REF} = V_{CM} = 1V, V_{DIFF} = 0V, $V_{\overline{SHDN}}$ = V⁺, unless otherwise noted. R_L = R_F + R_G = 1k. (Note 6)

5V ELECTRICAL CHARACTERISTICS The ● **denotes the specifications which apply over the full operating**

temperature range, otherwise specifications are at T_A = 25°C. V_S = 5V, OV. Figure 1 shows the DC test circuit, V_{REF} = V_{CM} = 1V, **VDIFF = 0V, VSHDN = V+, unless otherwise noted. RL = RF + RG = 1k. (Note 6)**

±**5V ELECTRICAL CHARACTERISTICS The** ● **denotes the specifications which apply over the full operat-**

ing temperature range, otherwise specifications are at T_A = 25°C. V_S = ±5V. Figure 2 shows the DC test circuit, V_{REF} = V_{CM} = 0V, **VDIFF = 0V, VSHDN = V+, unless otherwise noted. RL = RF + RG = 1k. (Note 6)**

\pm **5V ELECTRICAL CHARACTERISTICS** The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at TA = 25°**C. VS =** ±**5V. Figure 2 shows the DC test circuit, VREF = VCM = 0V, VDIFF = 0V, VSHDN = V+, unless otherwise noted. RL = RF + RG = 1k. (Note 6)**

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: The inputs are protected from ESD with diodes to the supplies.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum.

Note 4: The LT6552C/LT6552I are guaranteed functional over the temperature range of –40°C to 85°C.

Note 5: The LT6552C is guaranteed to meet specified performance from 0°C to 70°C and is designed, characterized and expected to meet specified performance from –40°C to 85°C, but is not tested or QA sampled at these temperatures. The LT6552I is guaranteed to meet specified performance from -40° C to 85 $^{\circ}$ C.

Figure 1. 3.3V, 5V DC Test Circuit Figure 2. ±**5V DC Test Circuit**

Note 6: When $R_L = 1k$ is specified, the load resistor is $R_F + R_G$, but when R_L = 150Ω or R_L = 75Ω is specified, then an additional resistor of that value is added to the output.

Note 7: V_{OS} measured at the output (Pin 6) is the contribution from both input pairs and is input referred.

Note 8: Minimum supply is guaranteed by the PSRR test.

Note 9: Full power bandwidth is calculated from the slew rate. $FPBW = SR/2\pi Vp$

Note 10: $V_S = 3.3V$, t_r and t_f limits are guaranteed by correlation to $V_S = 5V$ and $\pm 5V$ tests.

Output Saturation Voltage vs Load Current (Output High)

Shutdown Pin Current vs Shutdown Pin Voltage

Output Saturation Voltage vs Load Current (Output Low)

Output Short-Circuit Current vs

Temperature

OUTPUT SHORT-CIRCUIIT CURRENT (mA)

 40 – -50

TEMPERATURE (°C) –50 25 75 –25 0 50 100 125

 $V_S = 3.3V, 0V$

6552 G08

–4 $V_S = 5V$, OV **Input Bias Current vs Common Mode Voltage**

Supply Current vs Shutdown Pin Voltage

Output Short-Circuit Current vs Temperature

TLINEAR

7

Small Signal Response, $V_S = 5V, 0V$

Small Signal Response,

Shutdown Response Constant Constant Constant Output Overdrive Recovery

The LT6552 is a video difference amplifier with two pairs of high impedance inputs. The primary purpose of the LT6552 is to convert high frequency differential signals into a single-ended output, while rejecting any common mode noise. In the simplest configuration, one pair of inputs is connected to the incoming differential signal, while the other pair of inputs is used to set amplifier gain and DC level. The device will operate on either single or dual supplies and has an input common mode range which includes the negative supply. The common mode rejection ratio is greater than 60dB at 10MHz. Feedback is applied to Pin 8 and the LT6552's transient response is optimized for gains of 2 or greater.

Figure 3 shows the single supply connection. The amplifier gain is set by a feedback network from the output to Pin 8 (FB). A DC signal applied to Pin 1 (REF) establishes the output quiescent voltage and the differential signal is applied to Pins 2 and 3.

Figure 4 shows several other connections using dual supplies. In each case, the amplifier gain is set by a feedback network from the output to Pin 8 (FB).

Figure 4

Amplifier Characteristics

Figure 5 shows a simplified schematic of the LT6552. There are two input stages; the first one consists of transistors Q1 to Q8 for the $(+)$ and $(-)$ inputs while the second input stage consists of transistors Q9 to Q16 for the reference and feedback inputs. This topology provides high slew rates at low supply voltages. The input common mode range extends from ground to typically 1.75V from V_{CC} , and is limited by $2V_{\text{BE}}$'s plus a saturation voltage of current sources I1-I4. Each input stage drives the degeneration resistors of PNP and NPN current mirrors, Q17 to Q20, that convert the differential signals into a singleended output. The complementary drive generator supplies current to the output transistors that swing from railto-rail.

The current generated through R1 or R2, divided by the capacitor CM, determines the slew rate. Note that this current, and hence the slew rate, are proportional to the magnitude of the input step. The input step equals the output step divided by the closed-loop gain. The highest slew rates are therefore obtained in the lowest gain configurations. The Typical Performance Characteristic Curve of Slew Rate vs Closed-Loop Gain shows the details.

ESD

The LT6552 has reverse-biased ESD protection diodes on all inputs and outputs, as shown in Figure 5. If these pins are forced beyond either supply, unlimited current will flow through these diodes. If the current is transient in nature and limited to 100mA or less, no damage to the device will occur.

Figure 5. Simplified Schematic

Layout and Passive Components

With a bandwidth of 75MHz and a slew rate of 600V/us, the LT6552 requires special attention to board layout and supply bypassing. Use a ground plane, short lead lengths and RF quality low ESR supply bypass capacitors. The positive supply pin should be bypassed with a small capacitor (typically 0.1μ F) within 1 inch of the pin. When driving loads greater than 10mA, an additional 4.7µF electrolytic capacitor should be used. When using split supplies, the same is true for the negative supply pin. The parallel combination of the feedback resistor and gain setting resistor on Pin 8 (FB) can combine with the input capacitance to form a pole which can degrade stability. In general, use feedback resistors of 1k or less.

Operating with Low Closed-Loop Gains

The LT6552 has been optimized for closed-loop gains of 2 or greater. For a closed-loop gain of 2 the response peaks about 3dB. Peaking can be reduced by using low value feedback resistors, and can be eliminated by placing a capacitor across the feedback resistor (feedback zero). Figure 6 shows the closed-loop gain of 2 frequency response with various values of the feedback capacitor. This peaking shows up as a time domain overshoot of 40%; with an 8pF feedback capacitor the overshoot is eliminated. Figures 7A and 7B show the Small Signal Response of the LT6552 with and without an 8pF feedback capacitor.

Figure 6. Closed-Loop Gain vs Frequency

Figure 7B. Small Signal Transient Response, V_S = 3.3V, 0V with 8pF Feedback Capacitor

SHDN Pin

The LT6552 includes a shutdown feature that disables the part, reducing quiescent current and making the output high impedance. The part can be shutdown by bringing the $\overline{\text{SHDN}}$ pin within 0.5V of V⁻. When shutdown the supply current is typically 400µA and the output leakage current is 0.25µA ($V^{-} \leq V_{\text{OUT}} \leq V^{+}$). In normal operation the SHDN can be tied to V^+ or left floating; if the pin is left unconnected, an internal FET pull-up will keep the LT6552 fully operational.

U PACKAGE DESCRIPTIO

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE

5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

SO8 0303

