



4-Phase DC/DC Expander with Internal Gate Drivers for Buck Converters

FEATURES

- Expands Up to Four Phases per Chip
- Up to 80V Input or Output Voltage
- Cascade with Multiple Chips for Very High Current Applications
- Supports Up to 18 Distinct Phases from 20° to 180°
- Phases Can Share Phase Angle
- Excellent DC and Transient Current Sharing
- Phase-Lockable Fixed Frequency 125kHz to 1MHz
- Supports Bidirectional Current Flow
- R_{SENSE} or DCR Current Sensing
- Eliminates the Need to Route Sensitive Feedback and Control Signals
- 52-Lead (7mm × 8mm) QFN Package

APPLICATIONS

- High Current Distributed Power Systems
- Telecom, Datacom, and Storage Systems
- Industrial and Automotive

DESCRIPTION

The LT®8550 is a multiphase expander for synchronous buck DC/DC converters. It operates in tandem with any buck DC/DC converter to increase the load current capability by adding additional phases, which are clocked out-of-phase to reduce ripple current and filtering capacitance. It easily adds phases without the need to route sensitive feedback and control signals.


The LT8550 integrates gate drivers and can support up to four buck phases per device. Multiple LT8550's can be used for up to 18 phases. It accurately monitors and adjusts the current of each channel to achieve excellent DC and transient current sharing.

The LT8550 operates over a fixed frequency from 100kHz to 1MHz, or can be synchronized to an external clock.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. Patents, including 9077244.

TYPICAL APPLICATION


10V/100A Step-Down Phase Expander System



ABSOLUTE MAXIMUM RATINGS

(Note 1) SW1/2/3/4......80V (Note 5) ISP1/2/3/4. ISN1/2/3/4. ISP. ISN. VIN, REGIS, REGDRV Voltage (Note 2)... -0.3V to 80V SHDN Voltage-0.3V to 70V TGSL Voltage –3V to 80V TGSH Voltage.....-3V to 86V TG1/2/3/4, BST1/2/3/4, TGSR Voltage -0.3V to 86V BG1/2/3/4, RT/MS, SYNC, PHS1/2/3, CLK1/2, REGSNS, IAMPP, ILIM, BGSH, BGBUF, TGBUF, ENOUT, MODE, V_{CC}, REG, (BST-SW)1/2/3/4, (TG-SW)1/2/3/4, (V_{IN}-REGDRV), (TGSR-TGSL), (TGSH-TGSL) Voltage -0.3V to 6.0V IAMPN Voltage......-0.6V to 0.6V (ISP-ISN)1/2/3/4, (ISP-ISN) Voltage -0.3V to 0.3V Operating Junction Temperature Range (Note 3) LT8550E-40°C to 125°C LT8550I-40°C to 125°C Storage Temperature Range--65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT8550EUKG#PBF	LT8550EUKG#TRPBF	8550	52-PIN (7mm × 8mm) Plastic QFN	-40°C to 125°C
LT8550IUKG#PBF	LT8550IUKG#TRPBF	8550	52-PIN (7mm × 8mm) Plastic QFN	-40°C to 125°C

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 12V$, REG = 5V, $V_{CC} = 5V$, SHDN = High, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN} Operating Voltage Range	For Min Spec V _{CC} , REG = 0V	•	3.6		80	V
V _{IN} Quiescent Current	REG = V _{CC} = 5V, REGDRV REGIS Floating			800		μА
V _{IN} Quiescent Current in Shutdown					2	μA
V _{CC} Quiescent Current	Not Switching			5		mA
V _{CC} Undervoltage Lockout	V_{CC} Falling, REG = V_{CC}	•	3.3	3.55	3.8	V
V _{CC} Undervoltage Lockout Hysteresis	REG = V _{CC}			0.1		V
SHDN Input Voltage High	SHDN Falling	•	1.05	1.15	1.25	V
SHDN Input Voltage High Hysteresis				60		mV
SHDN Input Voltage Low	Device Disabled, Low Quiescent Current, V _{CC} = 3V, REG = 3V	•			0.3	V
SHDN Pin Bias Current	$V_{\overline{SHDN}} = 3V$ $V_{\overline{SHDN}} = 12V$			0 8.5	1 20	μA μA
MODE Low Falling Threshold	Slave LT8550	•	0.5			V
MODE High Rising Threshold	Slave LT8550	•			4.5	V
MODE Output Voltage Low	Master LT8550, 200μA into MODE Pin			50		mV
MODE Output Voltage High	Master LT8550, 20µA Out of MODE Pin			4.8		V
MODE Pin Impedance in Middle State	Master LT8550			9		kΩ
ENOUT Output Voltage Low	Master LT8550, 1mA into ENOUT Pin, V _{CC} , REG in UVLO			60		mV
ENOUT Leakage Current	ENOUT = 5V, REG, V _{CC} = 3V			0.2	1	μА
ENOUT Rising Threshold				2.1		V
ENOUT Threshold Hysteresis				0.4		V
Current Sensing						
Maximum Positive Current Sense Voltage, (ISPn-ISNn)	ILIM = 0V, ISNn = 12V, ISPn Rising ILIM = REG, ISNn = 12V, ISPn Rising ILIM = Float, ISNn = 12V, ISPn Rising	•	27 56 84.5	30 60 90	32.5 64 95.5	mV mV mV
Maximum Negative Current Sense Voltage, (ISNn-ISPn)	ILIM = 0V, ISNn = 12V, ISPn Falling ILIM = REG, ISNn = 12V, ISPn Falling ILIM = Float, ISNn = 12V, ISPn Falling	•	26.5 55.5 84	30 60 90	33 64.5 96	mV mV mV
ISP, ISN Common Mode Operating Voltage Range		•	0		80	V
ISPn, ISNn Common Mode Operating Voltage Range		•	0		80	V
ILIM High Rising Threshold		•			4.65	V
ILIM High Threshold Hysteresis				90		mV
ILIM Low Falling Threshold		•	0.3			V
ILIM Low Threshold Hysteresis				80		mV
ILIM Impedance at Floating				11		kΩ
IAMPP Output Voltage	(ISP-ISN) = 30mV, ILIM = 0V, Master LT8550, ISN = 12V (ISP-ISN) = 0mV, ILIM = 0V, Master LT8550, ISN = 12V (ISP-ISN) = -30mV, ILIM = 0V, Master LT8550, ISN = 12V (ISP-ISN) = 60mV, ILIM = REG, Master LT8550, ISN = 12V (ISP-ISN) = 0mV, ILIM = REG, Master LT8550, ISN = 12V (ISP-ISN) = -60mV, ILIM = REG, Master LT8550, ISN = 12V (ISP-ISN) = 90mV, ILIM = Float, Master LT8550, ISN = 12V (ISP-ISN) = 0mV, ILIM = Float, Master LT8550, ISN = 12V (ISP-ISN) = -90mV, ILIM = Float, Master LT8550, ISN = 12V	•	2.33 1.33 0.33 2.33 1.35 0.34 2.33 1.35 0.34	2.40 1.40 0.40 2.40 1.40 0.40 2.40 1.40 0.40	2.47 1.47 0.47 2.47 1.45 0.46 2.47 1.45 0.46	V V V V V V

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 12V$, REG = 5V, $V_{CC} = 5V$, SHDN = High, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
(ISPn-ISNn) Voltage In Regulation	IAMPP = 2.20V, IAMPN = 0V, ILIM = 0V, ISNn = 12V IAMPP = 0.60V, IAMPN = 0V, ILIM = 0V, ISNn = 12V IAMPP = 2.20V, IAMPN = 0V, ILIM = REG, ISNn = 12V IAMPP = 0.60V, IAMPN = 0V, ILIM = REG, ISNn = 12V IAMPP = 2.20V, IAMPN = 0V, ILIM = Float, ISNn = 12V IAMPP = 0.60V, IAMPN = 0V, ILIM = Float, ISNn = 12V	•	21.25 -26.75 45.0 -51.0 67.25 -76.75		26.75 -21.25 51.0 -45.0 76.75 -67.25	mV mV mV mV mV
(ISP-ISN) to IAMPP Voltage Gain	ILIM = 0V, Master LT8550, ISN = 0V ILIM = REG, Master LT8550, ISN = 0V ILIM = FLOAT, Master LT8550, ISN = 0V			33.3 16.7 11.1		
IAMPP Sourcing Current Limit	(ISP-ISN) = 0mV, Master LT8550	•	250			μА
IAMPP Sinking Current Limit	(ISP-ISN) = 0mV, Master LT8550	•	60			μА
IAMPP Load Regulation	I _{LOAD} = -200μA to 50μA, Master LT8550				1	m۷
IAMPP Pin Bias Current	IAMPP = 1.2V, Slave LT8550 IAMPP = 2.4V, Slave LT8550			3 6		μA μA
Mismatch Between (ISPn-ISNn) and Master LT8550's (ISP-ISN) in Regulation	ILIM = REG	•	-6 -4.75		6 4.75	% %
Mismatch Between (ISPn-ISNn) and Master LT8550's (ISP-ISN) in Regulation	ILIM = FLOAT	•	−6 −5.5		6 5.5	% %
Mismatch Between (ISPn-ISNn) and Master LT8550's (ISP-ISN) in Regulation	ILIM = 0V	•	-10 -8		10 8	% %
Oscillator						
CLK1 Frequency	RT/MS = $24.3k\Omega$, Master LT8550 RT/MS = $100 k\Omega$, Master LT8550 RT/MS = $249k\Omega$, Master LT8550	•	900 236 90	1000 250 100	1100 264 110	kHz kHz kHz
Switching Frequency Range	Free-Running Synchronizing	•	100 125		1000 1000	kHz kHz
SYNC High Level for Synchronization		•	1.2			V
SYNC Low Level for Synchronization		•			0.8	V
CLK1, CLK2 Rise Time	C _{LOAD} = 220pF, Master LT8550 (Note 4)			7		ns
CLK1, CLK2 Fall Time	C _{LOAD} = 220pF, Master LT8550 (Note 4)			5		ns
CLK2 Rising Threshold	Slave LT8550	•			4.0	V
CLK2 Falling Threshold	Slave LT8550	•	1.0			V
PHS1, PHS2 High Rising Threshold		•			4.65	V
PHS1, PHS2 High Threshold Hysteresis				80		mV
PHS1, PHS2 Low Falling Threshold		•	0.3			V
PHS1, PHS2 Low Threshold Hysteresis				80		m۷
PHS1, PHS2 Impedance at Floating				11		kΩ
PHS3 Rising Threshold		•			4.65	V
PHS3 Threshold Hysteresis				80		m۷
REG LDO						
REG Voltage	REGSNS = 5V, IAMPN = 0V, I _{LOAD} = 45mA	•	4.9	5.1	5.3	V
REG LDO Current Limit	V_{IN} = 12V, REGSNS = 5V, REG, V_{CC} = 4V V_{IN} = 24V, REGSNS = 5V, REG, V_{CC} = 4V			250 145		mA mA
REG LDO Gate Drive Clamp Voltage	(V _{IN} – REGDRV) Voltage, REG, V _{CC} = 4.5V			5.3		V
REG Load Regulation	I _{LOAD} = 0 to 100mA, REGSNS = 5V, IAMPN = 0V			90		mV
REGSNS Pin Bias Current	REGSNS = 5V			12		μA

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 12V$, REG = 5V, $V_{CC} = 5V$, SHDN = High, unless otherwise noted.

PARAMETER	CONDITIONS			TYP	MAX	UNITS
Gate Drivers						
TG1, TG2, TG3, TG4 Rise Time	C _{LOAD} = 3.3nF, SWx = 0V, BSTx = 5V (Note 4)			30		ns
TG1, TG2, TG3, TG4 Fall Time	C _{LOAD} = 3.3nF, SWx = 0V, BSTx = 5V (Note 4)			20		ns
BG1, BG2, BG3, BG4 Rise Time	C _{LOAD} = 3.3nF (Note 4)			50		ns
BG1, BG2, BG3, BG4 Fall Time	C _{LOAD} = 3.3nF (Note 4)			27		ns
Bottom & Top Gate Non-Overlap Time	TG Falling to BG Rising, C _{LOAD} = 3.3nF (Note 4) BG Falling to TG Rising, C _{LOAD} = 3.3nF (Note 4)			85 80		ns ns
Bottom & Top Gate Minimum Off-Time	C _{LOAD} = 3.3nF (Note 4)			140		ns
Primary Gate Sensing		`				
BGSH Rising Threshold		•			4.0	V
BGSH Falling Threshold		•	1.0			V
BGSH Threshold Hysteresis				1.4		V
BGSH to BGBUF Delay	C _{LOAD} = 220pF, Master LT8550 (Note 4)			45		ns
BGBUF Rise Time	C _{LOAD} = 220pF, Master LT8550 (Note 4)			8		ns
BGBUF Fall Time	C _{LOAD} = 220pF, Master LT8550 (Note 4)			6		ns
TGSH Rising Threshold	TGSR = 5V, TGSL = 0V	•			4.0	V
TGSH Falling Threshold	TGSR = 5V, TGSL = 0V	•	1.0			V
TGSH Threshold Hysteresis				1.4		V
TGSH to TGBUF Delay	C _{LOAD} = 220pF, Master LT8550 (Note 4)			45		ns
TGBUF Rise Time	C _{LOAD} = 220pF, Master LT8550 (Note 4)			8		ns
TGBUF Fall Time	C _{LOAD} = 220pF, Master LT8550 (Note 4)			6		ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating Condition for extended periods may affect device reliability and lifetime.

Note 2: Do not apply a positive or negative voltage or current source to REGDRV, BG1, BG2, BG3, BG4, TG1, TG2, TG3 and TG4, otherwise permanent damage may occur.


Note 3: The LT8550E is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the –40°C to 125°C operating junction temperature range are assured by design,


characterization and correlation with statistical process controls. The LT8550l is guaranteed to meet performance specifications from -40° C to 125°C junction temperature.


Note 4: Rise and fall times are measured using 10% and 90% levels. Delay times are measured using 50% levels.


Note 5: Negative voltages on SW1/2/3/4 pins are limited, in an application, by the body diodes of the external NMOS devices, or the parallel Schottky diodes when present. The SW1/2/3/4 pins are tolerant of these negative voltages in excess of one diode drop below ground, guaranteed by design.


TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C, unless otherwise noted.




























TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted.




























TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted.


























TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted.





_50 <u>_25</u> 0





Oscillator Frequency vs Temperature 600 (2HX) 400 RT = 49.9K RT = 100K RT = 249K






75 100

TEMPERATURE (°C)

125 150



PIN FUNCTIONS (QFN)

REG (Pin 3): Output of REG LDO. Power supply for gate drivers. Decouple this pin to ground with a minimum 4.7μF low ESR ceramic capacitor. Connect this pin to the external PMOS drain side.

BG1, **BG2**, **BG3**, **BG4** (**Pins 11**, **10**, **2**, **1**): Bottom Gate Driver Output. These pins drive the gates of the bottom N-channel MOSFETs. Voltage swing at these pins is from ground to REG.

BGBUF (Pin 12): Logic Output Pin. This pin is pulled up to REG when BGSH is at logic high, and it is pulled down to ground when BGSH is at logic low. For a slave LT8550, leave this pin floating. See the Applications Information section for more information.

TGBUF (Pin 13): Logic Output Pin. For a master LT8550, this pin is pulled up to REG voltage when (TGSH-TGSL) is at logic high, and it is pulled down to ground when (TGSH-TGSL) is at logic low. For a slave LT8550, leave this pin floating. See the Applications Information section for more information.

BST1, **BST2**, **BST3**, **BST4** (**Pins 14**, **7**, **6**, **52**): Boosted Floating Driver Supply. The (+) terminal of the boost-strap capacitor is connected to this pin. This pin swings from a diode voltage drop below REG up to V_{IN} + REG.

TG1, **TG2**, **TG3**, **TG4** (**Pins 15**, **8**, **5**, **51**): Top Gate Driver Output. This is the output of a floating driver with a voltage swing equal to REG superimposed on the switch node voltage.

SW1, **SW2**, **SW3**, **SW4** (Pins 16, 9, 4, 50): Switch Node. Voltage swing at these pins is from a diode voltage drop below ground to V_{IN} .

TGSR (Pin 17): The Rail of Primary Channel Top Gate Sense Circuit. For a master LT8550, connect this pin to the primary channel top gate driver's boost node. This pin, combined with TGSH, TGSL pins, is to sense the primary channel top MOSFET's state. For a slave LT8550, connect this pin to REG.

TGSH (Pin 18): Input of Primary Channel Top Gate Sense Circuit. For a master LT8550, connect this pin to the primary channel top MOSFET's gate. This pin, combined with TGSR, TGSL pins, is to sense the primary channel

top MOSFET's state. For a slave LT8550, connect this pin to the master LT8550's TGBUF pin.

TGSL (Pin 19): Lower Rail of Primary Channel Top Gate Sense Circuit. For a master LT8550, connect this pin to the primary channel top MOSFET's source. This pin, combined with TGSR, TGSH pins, is to sense the primary channel top MOSFET's state. For a slave LT8550, connect this pin to ground.

CLK1, **CLK2** (**Pins 21**, **20**): Clock Pin. These two pins are used to synchronize the primary channel to all other channels. See the Applications Information section for more information.

BGSH (Pin 22): Logic Input of Primary Channel Bottom Gate Sense Circuit. For a master LT8550, connect this pin to the primary channel bottom MOSFET's gate. This pin is to sense the primary channel bottom MOSFET's state. For a slave LT8550, connect this pin to the master LT8550's BGBUF pin.

SYNC (Pin 23): To synchronize the switching frequency to an outside clock, simply drive this pin with a clock. The high voltage level of the clock must exceed 1.2V, and the low level must be less than 0.8V. Drive this pin to less than 0.8V to revert to the internal free-running clock. See the Typical Applications section.

PHS1, PHS2 (Pins 25, 24): Phase Selection Pin. These pins, combined with PHS3 and RT/MS, set the switching frequency and the phase of each channel. PHS1 and PHS2 are three-level input pins, they can be floated, set to REG or ground. When the PHS1/PHS2 is floating, add a 1nF cap from PHS1/PHS2 to ground. See the Operation section for more information.

RT/MS (Pin 26): Timing Resistor Pin and Master Slave Selection Pin. This pin, combined with PHS1, PHS2 and PHS3, sets the switching frequency and the phase of each channel. Connecting a resistor to ground sets the chip as master LT8550. Connecting this pin to the REG pin sets the chip as slave LT8550. See the Applications Information section for more information.

PIN FUNCTIONS (QFN)

ILIM (Pin 27): Maximum Current Sense Voltage Programming Pin. This pin is used to set the maximum sense voltage in the primary channel current sense amplifier and expanded channel current sense amplifier. It is a three level input pin. Connecting this pin to ground, REG or leaving it floating sets the maximum current sense voltage to 30mV, 60mV or 90mV, respectively. When the ILIM is floating, add a 1nF cap from the ILIM to ground.

ENOUT (Pin 28): For a master LT8550, this pin is an opendrain logic output pin. For a slave LT8550, it is an input pin. See more details in ENOUT Connection Section.

 V_{CC} (Pin 29): Power supply for control circuits. Decouple this pin to ground with a minimum $1\mu F$ low ESR ceramic capacitor. V_{CC} and REG need to be connected through a 1Ω resistor.

MODE (Pin 30): Stage Shedding Selection Pin. Connecting this pin to GND disables stage shedding feature. See the Operation section for more information.

SHDN (Pin 31): Shutdown Pin. This pin is used to enable/disable the chip. Drive below 0.3V to disable the chip. Drive above 1.2V (typical) to activate the chip. Do not float this pin.

IAMPN (Pin 32): For a master LT8550, connect this pin to local ground. For a slave LT8550, connect this pin to the master LT8550's IAMPN. See the Applications Information section for more information.

IAMPP (Pin 33): For a master LT8550, this is an output pin. It is the buffered signal of the Primary Channel Current Sense Amplifier output. For a slave LT8550, this is an input pin. When multiple LT8550s are used, connect all IAMPP pins together. See the Applications Information section for more information.

ISP (Pin 34): Primary Channel Current Sense Amplifier Input. The (+) input to the current sense amplifier is normally connected to DCR sensing network or current sensing resistor. This pin is only used for a master LT8550. Ground this pin for a slave LT8550.

ISN (Pin 35): Primary Channel Current Sense Amplifier Input. The (–) input to the current sense amplifier is normally connected to DCR sensing networks or current sensing resistors. This pin is only used for a master LT8550. Ground this pin for a slave LT8550.

REGSNS (Pin 40): REG LDO Voltage Sense Pin. Connect this pin to the primary channel gate driver power supply pin.

PHS3 (Pin 41): Phase Select Pin. This pin, combined with PHS1, PHS2 and RT/MS, set the switching frequency and the phase of each channel. PHS3 connects to REG or ground. See the Operation section for more information.

NC (Pin 42): No Connection. Leave this pin floating or connect to any adjacent pin.

ISN1, **ISN2**, **ISN3**, **ISN4** (**Pins 43**, **37**, **46**, **39**): Expanded Channel Current Sense Amplifier (–) Input. The (–) input to the current sense amplifier is normally connected to DCR sensing network or current sensing resistor.

ISP1, **ISP2**, **ISP3**, **ISP4** (**Pins 44**, **36**, **45**, **38**): Expanded Channel Current Sense Amplifier (+) Input. The (+) input to the current sense amplifier is normally connected to DCR sensing network or current sensing resistor.


REGIS (Pin 47): REG LDO Current Sense Pin. Connect this pin to the external PMOS source side.

REGDRV (Pin 48): Gate Driver Output for REG LDO. Connect this pin to the external PMOS gate.

 V_{IN} (Pin 49): Input Supply Pin. Must be locally bypassed to ground.

GND (Exposed Pad Pin 53/Pin 27): Ground. Tie directly to local ground plane.

BLOCK DIAGRAM



Introduction

The LT8550 is a multiphase expander for synchronous buck controllers. Each LT8550, which has 8 gate drivers, can expand up to four phases. Multiple LT8550s can also be used together in a system, and up to 18 different phases can be supported. In addition, the part supports more than one phase per phase angle.

The ADI proprietary control architecture allows the LT8550 to cycle-by-cycle duplicate the operation of a buck controller (named as Primary Controller). The LT8550 measures the primary controller's inductor current as well as primary controller's gate driver operation timing, and at the same time, accurately monitors and adjusts the current of each expanded channel to achieve excellent DC and transient current sharing. The current sharing accuracy is $\pm 6\%$, $\pm 6\%$ and $\pm 10\%$ over temperature when ILIM set at REG, Float and GND, respectively.

In normal operation, the primary buck regulator's switch current is compared with the expanded channel's switch current by the EA (EA1/2/3/4 in the Block Diagram). When the primary channel's current increases, the VC (VC1/2/3/4 in the Block Diagram) voltage also increases, which in turn controls the expanded channel's switches to increase the current until the expanded channel's current matches the primary channel's current.

System with Multiple LT8550s

One LT8550 can expand up to four channels. This configuration can provide enough power for most high current applications. However, for even higher power applications, the LT8550 can be configured for multi-chip operation. When two or more LT8550s are used together in a system, one LT8550 is the master and other LT8550s are slaves. Connecting a resistor from the RT/MS pin to ground sets the chip as the master and connecting the RT/MS pin to REG sets the chip as a slave. When only one LT8550 is used in a system, this LT8550 needs to be set as a master.

Stage Shedding Mode

The MODE pin is dedicated for the Stage Shedding feature. The MODE pin is an output pin for a master LT8550, and it is an input pin for a slave LT8550.

For a master LT8550, when the MODE pin is floating, the LT8550 operates in Stage Shedding mode at light loads. In this case, when the (ISP-ISN) peak voltage is lower than a certain value for some period of time, the part turns off channels 1 and 3 to increase overall efficiency. After channel 1 and 3 are off, if the (ISP-ISN) peak voltage is still lower than a certain value for some period of time, the part also turns off channel 4 and only leaves channel 2 running. For bidirectional applications, stage shedding should be disabled when the current is regulated in the reverse direction. Driving the MODE pin below 0.5V disables the Stage Shedding feature.

In a multiple LT8550s system, all chips' MODE pins need to be connected together and left floating if the Stage Shedding feature is desired. The master LT8550 senses the (ISP-ISN) voltage to decide proper operation. The slave LT8550s follows the master LT8550's Stage Shedding operation with some delay. Driving all chips' MODE pins below 0.5V disables the Stage Shedding feature.

Clock Scheme

This section discusses the LT8550 clock scheme for a multiple LT8550 system. This clock scheme can easily apply to a single LT8550 system by ignoring the slave LT8550s.

A master LT8550 generates two clock signals: CLK1 and CLK2. In a multiple LT8550 system, as shown in Figure 1, all LT8550s' CLK2 pins need to be connected together. The CLK1 signal is at the fundamental switching frequency (Refer to Internal Oscillator and SYNC Pin and Clock Synchronization sections for more information), and it is used to synchronize the primary buck controller and the slaves (in Figure 1). Under normal operation, the CLK2 frequency is at the CLK1 frequency times the total distinct phase number (TDPN), as shown in Figure 2. The number shown above the CLK2 pulses in Figure 2 is called the phase angle number (PAN).

The total distinct phase number is programmed through the master LT8550's PHS1, PHS2 and PHS3 pins, according to Table 1. There is a delay locked loop in the chip which can force the primary controller's (TG-SW) rising edge to align with the pulse whose phase angle number equals the TDPN (in Figure 2).

Each expanded channel chooses one pulse from CLK2 in one CLK1 clock cycle. The rising edge of this chosen pulse aligns with the corresponding channel's top gate turn on edge with a very short delay. The master LT8550's channel 1 to channel 4 always choose the pulses whose phase angle number equals 1 to 4, respectively. Four channels of a slave LT8550 choose pulses with four consecutive phase angles. The phase angle number of the slave LT8550's channel 1 pulse is also programmed through PHS1, PHS2 and PHS3 pins, according to Table 1, and the pulses of the slave LT8550's channel 2, channel 3 and channel 4 have the next three phase angle number in succession.




Figure 1. Clock Configuration in a Multiple LT8550 System

Table 2 shows the PHS1, PHS2 and PHS3 connections for a two LT8550 system with a total of 9 phases, including the primary controller's phase, as an example. The

primary controller uses the CLK1 signal. The clocks used by the eight expanded channels are shown in Figure 3.

When the primary controller skips one or more pulses, the expanded channels also skip the same number of pulse(s). This function is realized by CLK2. As shown in Figure 4, when the primary controller skips one (TG-SW) pulse, the CLK2 also skips a group of pulses with phase number from 1 to TDPN.

Table 1. Table for Programming Total Distinct Phase Number (TDPN) and Phase Angle Number (PAN)

(1211)				PAN of Slave
PHS3	PHS2	PHS1	TDPN for Master	Channel 1 Pulse
GND	GND	GND	NA	1
GND	GND	REG	2	2
GND	GND	Floating	3	3
GND	REG	GND	4	4
GND	REG	REG	5	5
GND	REG	Floating	6	6
GND	Floating	GND	7	7
GND	Floating	REG	8	8
GND	Floating	Floating	9	9
REG	GND	GND	10	10
REG	GND	REG	11	11
REG	GND	Floating	12	12
REG	REG	GND	13	13
REG	REG	REG	14	14
REG	REG	Floating	15	15
REG	Floating	GND	16	16
REG	Floating	REG	17	17
REG	Floating	Floating	18	18

Table 2. Design Example for a 9-Phase Application

Table 2. Design Example for a 9-1 hase Application							
	PHS3	PHS2	PHS1	PAN for Channel 1, 2, 3 and 4			
Master LT8550	GND	Floating	Floating	1,2,3,4			
Slave LT8550	GND	REG	REG	5,6,7,8			




Figure 2. CLK1, CLK2 and Primary's (TG-SW)




Figure 3. Clock Waveforms for a Two LT8550 System




Figure 4. CLK1, CLK2 and Primary's (TG-SW) Waveforms for Pulse Skipping

Primary Controller's Switch State Detection

This section discusses a system with multiple LT8550s. For a single LT8550 system, simply ignore the slave LT8550s in this discussion.

The primary controller's switch states are detected by the master LT8550, and this information is used by both master and slave LT8550s.

The primary controller's top switch state is sensed by the master LT8550's TGSR, TGSH, and TGSL pins, as shown in Figure 5. This floating top gate logic signal is converted to a ground based logic signal, and outputted to the TGBUF pin. The master LT8550's TGBUF is then connected to the downstream slaves' TGSH, as shown in Figure 5. The slave's TGSR and TGSL are connected to the REG and GND respectively. If the (TGSR-TGSL) voltage is less than 2.3V (typical), the TGBUF pin will be forced to ground for both of the master and slave LT8550. See the Applications Information section for more information.

A similar method is used for the primary controller's bottom switch state detection, also shown in Figure 5. Since the primary BG is a ground based signal, only one pin (BGSH) is needed for the primary's BG detection.

Since the master LT8550 passes the primary's switch states to the slaves, this avoids routing the primary's noisy BST, TG, SW and BG signals around the board.

MASTER SLAVE SLAVE LT8550 LT8550 LT8550 TGBUF TGBUF TGBUF REG REG **BGBUF BGBUF BGBUF** PRIMARY CONTROLLER TGSR TGSR TGSR BS₁ TGSH TGSH **TGSH** TGSL TGSL SW TGSL BGSH BG **BGSH BGSH** RT/MS RT/MS RT/MS

Figure 5. Gate Sensing in a Multiple LT8550 System

Primary Controller's Inductor Current Sensing

This section discusses a system with multiple LT8550s. For a single LT8550 system, simply ignore the slave LT8550s in this discussion.

The primary controller's inductor current is detected by the master LT8550, and this information is used by both the master and slave LT8550s.

As shown in Figure 6, the primary controller's inductor current is detected by the master LT8550's ISP and ISN pins. This signal is amplified, and then outputted to the master LT8550's IAMPP pin. For stability purposes, a cap is required from the IAMPP to GND, and total capacitance must be between 100pF and 470pF. For a slave LT8550, the ISP and ISN pins are not used and should be grounded, and the IAMPP is an input pin. To pass the primary's inductor current information from the master LT8550 to the slave LT8550s, all LT8550s' IAMPP and IAMPN pins are connected together, respectively. Connect the IAMPN pins to the master LT8550's local ground. The IAMPP and IAMPN are connected to the inputs of a unity gain differential sense amplify (A7 in the Block Diagram). See the Applications Information section for more information.

The signal across the primary inductor current sense resistor is only tens of mV. By passing the amplified current signal from the master to the slaves, routing sensitive small signals around the board is avoided.




Figure 6. Primary Regulator's Switch Current Sensing in Multiple LT8550 System

Current Sensing Gain, Limit and Fault

The gain of five current amplifiers (A0 to A4 in the Block Diagram) has three gain levels which are set by the ILIM pin. Connecting the ILIM pin to GND/REG/Floating sets the gain to 33.3/16.7/11.1, respectively. The outputs of these amplifiers are called IAMP_INT/IMAP_INTx (in the Block Diagram). The relation between the IAMP_INT/IAMP_INTx and the (ISP-ISN)/(ISPx-ISNx) are shown in Figure 7. There is a 1.4V offset. For expanded channels, the IAMP_INTx's value determines the current limit and current fault as shown in Figure 8.




Figure 7. Current Sensing Amplifier Output Vs. Input at Three Different Gains




Figure 8. IAMP_INTx Voltage for Current Limit and Current Fault

When the IAMP_INTx reaches 2.4V but lower than 2.8V, or if it drops below 0.4V, the corresponding channel enters current limit. When the current limit condition is detected, both corresponding channel's BGx and TGx are pulled low immediately. The channel resumes switching at the next clock rising edge after the current limit condition is removed. The corresponding (ISPx-ISNx) voltages at current limit are indicated in Figure 7.

When the IAMP_INTx reaches 2.8V, the corresponding channel enters current fault. When the current fault condition is detected, the corresponding channel enters into a fault sequence which is described in more detail in the Fault Sequence section.

Shutdown and Start-Up

Figure 9 illustrates the start-up sequence for the LT8550. The shutdown pin for the chip is \$\overline{SHDN}\$. When it is driven below 0.3V, the chip is disabled (chip off state) and quiescent current is minimal. Increasing the \$\overline{SHDN}\$ voltage can increase quiescent current but will not enable the chip until \$\overline{SHDN}\$ is driven above 1.15V (typical) after which the REG LD0 is enabled (switcher off state).

Starting up the switching regulator happens after V_{CC} has risen above 3.55V (typical) and the ENOUT has been driven above 2.1V (typical). For a master LT8550, the ENOUT is an open drain pin. When V_{CC} is lower than 3.55V, the ENOUT is pulled to GND to disable switching. For a slave LT8550, the ENOUT is always a high impedance input pin.

Fault Sequence

The LT8550 activates a fault sequence (see Figure 9) when IAMP_INTx is higher than 2.8V, which is the fault condition for a LT8550. The fault event is independent of channels, which means that the fault condition occurring in one channel won't directly affect other channels. If one of these conditions occurs for a certain channel, the corresponding channel's gate driver outputs are pulled low. If one of the LT8550's channels enters latch off mode (see Figure 9), only restarting the whole chip will reactivate the channel.




Figure 9. Start-Up and Fault Sequence

ENOUT Connection

For a master LT8550, this pin is an open-drain logic output pin. The master LT8550's ENOUT pin is pulled to ground when it is not ready for switching. For a slave LT8550, this pin is an input pin. For both master and slave LT8550s, when the ENOUT pin is lower than 2.1V (typical), the gate driver's switching activity is disabled.

When a master LT8550 is not ready for switching, it is desired to disable the primary controller and the slave LT8550s' switching activity. Figure 10 is one recommended configuration.




Figure 10. Recommended ENOUT Connection

REG LDO and V_{CC} Power

The REG LDO supplies the power for the gate drivers and output stages of CLK1, CLK2, TGBUF and BGBUF. Once the SHDN pin is higher than 1.15V, REG will be regulated to 4V (typical), (REGSNS – IAMPN) voltage, or 5.25V (typical) from V_{IN} , depending on whether (REGSNS – IAMPN) is lower than 4V, or higher than 4V but lower than 5.25V, or higher than 5.25V respectively, as shown in Figure 11. The REG pin must be bypassed to power ground with an X5R or X7R ceramic capacitor of at least 4.7µF placed close to the REG pin.




Figure 11. REG Voltage vs REGSNS Voltage

 V_{CC} is the power supply for most of the internal circuitry and it's connected to REG through an external filter (R_F, C_F) to filter the switching noise in REG, as shown in Figure 12, the filter should be placed close to the V_{CC} pin, typical value of R_F = 1Ω ,C_F = 1μ F is recommended. The internal UVLO comparator disables the LT8550's switching activity when V_{CC} is lower than 3.55V (typical).


Primary INTV_{CC} Sensing

The primary controller gate driver's power supply is $INTV_{CC}$, as shown in Figure 12.

The primary $INTV_{CC}$ voltage is filtered and then sensed by the differential unity gain amplifier A5 in Figure 12, and buffered to REGS_INT as the reference voltage of the REG LDO.

Notice that the (-) of A5 is connected to IAMPN. As has been discussed in the Primary Controller's Inductor

Current Sensing section, both the master LT8550's IAMPN and the slave LT8550's IAMPN are connected to the master LT8550's local ground. Since the master's local ground and the primary controller's local ground may have small voltage difference, this can introduce a small error. To minimize this error, the master LT8550 should be placed close to the primary controller.



*LOWER VOLTAGE (V_BIAS) CAN BE USED FOR V_IN PIN TO REDUCE THERMAL STRESS INSTEAD OF USING THE SUPPLY FOR THE POWER STAGE

Figure 12. REG LDO Configuration

REG LDO Current Limit and External Power PMOS Selection

Overcurrent protection circuitry limits the maximum current drawn from the REG LDO. When the V_{CC} voltage is below 3.3V during start-up or an overload condition, the typical current limit is about 110mA.

When the REG voltage is higher than 3.55V, the current limit depends on the V_{IN} voltage as shown in Figure 13. If the V_{IN} voltage is lower than 13.6V or higher than 30V, the current limit is about 220mA or 100mA respectively. If the V_{IN} voltage is between 13.6V and 30V, the current limit is inversely proportional to the V_{IN} voltage to limit the maximum power dissipation in the external power PMOS.

The power dissipation in the external PMOS can be calculated by:

$$P = (V_{BIAS} - REG) \bullet I_{LDO}$$

Where V_{BIAS} (V_{IN} pin voltage) is the chip power supply for the LT8550, I_{LD0} is the current drawn from the REG LDO for a specific application.

Use the following formula to calculate the junction temperature of the PMOS and compare the calculated value of T_J to the manufacturer's data sheets to help choose the appropriate PMOS that will not overheat.

$$T_{J} = T_{A} + P \bullet R_{TH(JA)} \tag{1}$$

Where:

T_J is the junction temperature of the PMOS

T_A is the ambient air temperature

P is the power dissipation of the PMOS.

R_{TH(JA)} is the MOSFET's thermal resistance from the junction to the ambient air. Refer to the manufacturer's data sheets.

To reduce the power dissipation in the external PMOS, it's helpful to power up the chip with a lower voltage aux power supply (V_{BIAS}) instead of sharing the same power supply with the power stage, especially in a high input voltage application. Large enough copper area on the PC board is needed for the PMOS to alleviate thermal stress.

To ensure the loop stability, it's also recommended to choose a PMOS with Q_{g} < 40nC.




Figure 13. REG LDO Current Limit vs V_{BIAS} Voltage

Operating Frequency Selection

The expander system (primary controller and LT8550s) adopts a constant frequency ranging from 100kHz to 1MHz determined by the master LT8550. The primary controller and slave LT8550s are synchronized to the master LT8550 by connecting the master LT8550's CLK1 pin to their SYNC pins as shown in Figure 1. To minimize noise, it is recommended to add an RC filter between master CLK1 and each primary's or slave's SYNC pin. This RC filter should be close to SYNC pins with typical value of $R = 10\Omega$, C = 220pF.

The frequency can be set either by the internal oscillator, or can be synchronized to an external clock source. A trade-off between efficiency and component size exists in selecting the switching frequency. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires more inductance and/or capacitance to maintain low output ripple voltage. The switching frequency can be set by placing an appropriate resistor from the RT/MS pin to ground and tying the SYNC pin low or high. The frequency can also be synchronized to an external clock source driven into the SYNC pin. The following sections provide more details.

Internal Oscillator

The free-running switching frequency of the master LT8550 can be set using the internal oscillator by tying a resistor from RT/MS pin to ground while the SYNC pin is driven low (<0.8V) or high (>1.2V). The oscillator frequency is calculated using the following formula:

$$f_{OSC} = \frac{25,000}{R_T + 0.15} kHz \tag{2}$$

Where f_{OSC} is in kHz and R_T is in $k\Omega$. Conversely, R_T (in $k\Omega$) be calculated from the desired frequency (in kHz) using:

$$R_{T} = \frac{25,000}{f_{OSC}} k\Omega - 0.15k\Omega \tag{3}$$

SYNC Pin and Clock Synchronization

The LT8550 has a phase-locked loop (PLL) to synchronize the internal oscillator to the external clock signal. The PLL is an edge sensitive digital type that provides zero degree phase shift between the external clock and internal oscillators.

To synchronize to an external clock source properly, the frequency of the external clock source must meet two criteria listed below:

- The PLL is guaranteed to work properly only when the frequency of the external clock source ranges from 125kHz to 1MHz.
- The external clock can be synchronized to only when it's faster than the free-running frequency set by the RT resistor. If the external clock is lower than f_{OSC}, as set by RT, the internal oscillator will oscillate at f_{OSC}.

Primary Controller Gate Sensing Filters and Dividers

As has been discussed in the Operation section, the primary controller's top and bottom switch states are detected by the master LT8550 gate sensing pins (i.e. TGSR, TGSH, TGSL and BGSH). This sensed top gate signal and bottom gate signal are buffered to the master LT8550's TGBUF and BGBUF respectively.

Since the primary controller's SW node moves fast, an RC filter R_F , C_F and bypass capacitor C_H must be used, as shown in Figure 14 to avoid falsely sensing the primary controller's top MOSFET's state. Optional Schottky clamps close to the TGSL pin of the LT8550 are recommended to prevent the TGSL pin from ringing below ground or exceeding the pin's absolute maximum rating if long traces are used to sense the top gate. Optional filters are also recommended for both of the primary controller's bottom gate sensing and the slave LT8550s' gate sensing pins, as shown in Figure 14. The time constant of these filters should be less than 30ns, typical values of $R_F = 20\Omega$, C = 1nF are recommended.

The LT8550 is recommended to work with a primary controller which has gate driver rail lower than 5.5V. If the primary has higher than 5.5V gate driver rail, resistor dividers are required as shown in Figure 15. Use the




Figure 14. Gate Sensing Configuration with Filters and Schottky Clamps on TGSL




Figure 15. Gate Sensing Configuration when Primary Gate Driver Rail is Higher than 5.5V

following equations to design the adequate divider and filter for the gate sensing or refer to Table 3 for the recommended values:

$$\frac{R_F C1C2}{C1 + C2} \le 30 \text{ ns}$$

$$\frac{C_F R5R6}{R5 + R6} \le 30 \text{ ns}$$

$$\frac{R2}{R1 + R2} = \frac{R4}{R3 + R4} = \frac{R6}{R5 + R6} = \frac{5.5 \text{ V}}{\text{Primary's V}_{\text{INTVCC}}}$$

$$R1C1 = R2C2$$

Table 3. Recommended Values for Gate Sensing Filters

Primary's INTV _{CC} Voltage (V)	R1 = R3 = R5 (kΩ)	R2 = R4 = R6 (kΩ)	C1 (nF)	C2 (nF)	R _F (Ω)
6.0	4.7	47	10	1.0	22
6.5	10	33	3.3	1.0	27
7.0	10	22	2.2	1.0	30
7.5	10	15	1.0	0.68	47
8.0	10	15	1.0	0.68	47
9.0	10	13	1.0	0.68	47
9.5	9.1	13	1.0	0.68	47
10	10	10	1.0	1.0	43

In addition, R1–R6 should be in the range of $k\Omega$ or higher to reduce the quiescent current. And, in order to sense the primary top gate state correctly during the SW node transition, the C1 and C2 capacitance within 1nF to 100nF and $C_H > 4.7$ nF are recommended. These dividers and filters should be close to the master LT8550 in the PCB layout.

Power Stage Components Selection Guideline

The power stage components include the input and output capacitor, inductor, power N-channel MOSFETs and the optional Schottky diode. Each LT8550's expanded channel always adopts the exact same power stage components as the primary controller. The following sections offer a brief guideline for the power device selection. Refer to the primary controller's data sheet for more detailed information.

Inductor Selection

For high efficiency, choose an inductor with low core loss, such as ferrite. Also the inductor should have low DC resistance to reduce the I²R losses, and must be able to handle the peak inductor current without saturating. To minimize radiated noise, use a toroid, pot core or shielded bobbin inductor.

The inductor selection is interrelated with maximum average load current and inductor current ripple, which means the inductor must have a rating greater than its peak operating current to prevent saturation and the inductance must be large enough to decrease the current ripple so that the maximum average current can be fed to the load due to the limited peak inductor current.

Power MOSFET, Schottky Diode(optional) Selection and Efficiency Considerations.

Critical parameters for power MOSFET selection include the on-resistance ($R_{DS(ON)}$), Miller capacitance (C_{MILLER}), BV_{DSS} (i.e. drain-source breakdown voltage) and maximum output current, all those parameters can be found on the manufacture's data sheet. The gate drive voltage is set by the REG LDO (5V, typical value), consequently logic level (5V) MOSFET must be used for the LT8550.

It's very important to consider power dissipation when selecting the power MOSFETs. The most efficient circuit will use MOSFETs that dissipate the least amount of power. Power dissipation must be limited to avoid overheating that might damage the device. When the LT8550 operates in continuous mode, the duty cycles for the top and bottom MOSFETs are given by:

Main Switch Duty Cycle =
$$\frac{V_{OUT}}{V_{IN}}$$

Sync Switch Duty Cycle =
$$\frac{V_{IN} - V_{OUT}}{V_{IN}}$$

The power dissipation of the main switch and the synchronous switch at the maximum output current are given by:

$$\begin{split} P_{MAIN} &= \frac{V_{OUT}}{V_{IN}} I_{MAX}^2 \left(1 + \delta\right) R_{DS(ON)} \\ &+ V_{IN}^2 \left(\frac{I_{MAX}}{2}\right) (R_{DR}) \left(C_{MILLER}\right) \\ & \bullet \left[\frac{1}{V_{REG} - V_{TH(MIN)}} + \frac{1}{V_{TH(MIN)}}\right] \bullet f_{OSC} \end{split}$$

$$P_{SYNC} = \frac{V_{IN} - V_{OUT}}{V_{IN}} I_{MAX}^{2} (1+\delta) R_{DS(ON)}$$

Where δ is the temperature dependency of $R_{DS(ON)},\,R_{DR}$ is effective gate driver resistance at the MOSFET's Miller threshold voltage, $V_{TH(MIN)}$ is the typical MOSFET minimum threshold voltage and f_{OSC} is the switching frequency.

Both MOSFETs have I²R losses while the main switch equation includes an additional term for transition

losses, which dominates the power losses at high input voltages. For V_{IN} < 20V, the high current efficiency generally improves with larger MOSFETs, while for V_{IN} > 20V the transition losses rapidly increase to the point that the use of a higher $R_{DS(0N)}$ device with lower Miller capacitance provides higher efficiency. The synchronous MOSFET losses are greatest at highest input voltage when the duty cycle of the main switch is lowest. In this case, it's helpful to use two or more MOSFETs in parallel to reduce the power dissipation on each device.

Based on the power dissipation, the MOSFET junction temperature can be obtained using the formula (1) in the REG LDO Current Limit and External Power PMOS Selection section to pick an adequate MOSFET that will not overheat.

An optional Schottky diode in parallel with the bottom switch conducts during the dead time between the conduction of the main switch and the synchronous switch. This prevents the body diode of the synchronous switch from turning on, storing charge and requiring a reverse recovery period that could cost as much as 3% in lower efficiency at high V_{IN} . Although improving the efficiency, the Schottky diode also exhibits much higher reverse leakage current than the silicon diode particularly at high temperature, the combination of high reverse voltage and current can lead to self-heating of the diode. Choose a package with lower thermal resistance (ΘJ_A) to minimize self-heating of the diode.

CIN Capacitance

In continuous mode, the source current of the top N-channel MOSFET is a square wave of duty cycle V_{OUT}/V_{IN} . To prevent large voltage transients, a low ESR (equivalent series resistance) input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$C_{IN}$$
 Required $I_{RMS} \approx \frac{I_{MAX}}{V_{IN}} [(V_{OUT})(V_{IN} - V_{OUT})]^{1/2}$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{O(MAX)}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that capacitor manufacturers' ripple current ratings are often based on only 2000 hours of

life, this makes it advisable to further derate the capacitor or to choose a capacitor rated at a higher temperature than required. Several capacitors may also be used in parallel to meet requirement. Typically multiple X5R or X7R ceramic capacitors are put in parallel with either conductive-polymer or aluminum-electrolytic types of bulk capacitors. Because of its low ESR, the ceramic capacitors will take most of the RMS ripple current. Vendors do not consistently specify the ripple current rating for ceramics, but ceramics could also fail due to excessive ripple current, consult the manufacturer if there is any question.

C_{OUT} Capacitance

The output capacitors need to have very low ESR to reduce output voltage ripple. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR, but can be used in cost-driven applications. Typically, once the ESR requirement for C_{OLIT} has met, the RMS current rating far exceeds the requirement. A minimum of 20µF/A of load capacitor is recommended in most designs.

Topside MOSFET Driver Supply (CBX, DBX)

An external bootstrap capacitor, C_{BX} , supplies the gate driver voltage for the top switch. This capacitor is connected between BSTx and SWx and is charged through Schottky diode D_{BX} from REG when the SWx pin is low. When the top switch turns on, the SWx rises to power V_{IN} and the BSTx rises to V_{IN} + REG. The boost capacitor needs to store about 100 times the gate charge required by the top switch. In most applications, a $0.1\mu F$ to $0.47\mu F$, X5R or X7R dielectric capacitor is adequate. The bypass capacitance from REG to GND should be at least ten times the bootstrap capacitor value. In addition, the reverse breakdown of the Schottky diode must greater than the maximum power V_{IN} voltage.

Inductor Current Sensing

The LT8550 can be configured to sense the inductor current through either low value series current sensing resistor (R_{SENSE}) or inductor DC resistance (DCR). The choice between the two current sensing schemes is largely a design trade-off between cost, accuracy and power consumption. DCR is becoming popular since it saves expensive current sensing resistors and is more power efficient, especially in high current applications. However, current sensing resistors provide the most accurate current limits for the controller.


The ISPx/ISNx (i.e. ISP, ISP1/2/3/4, ISN, ISN1/2/3/4) pins are the inputs to the current sense amplifiers. The common mode input voltage range of the current sense amplifier is from 0V to 80V. The current sense resistor is normally placed at the output of the LT8550 in series with the inductor.

Each ISNx pin draws $0\mu A$ to $100\mu A$ during normal operation. The ISPx pin current is less than $1\mu A$. The high impedance ISPx input to the current amplifier allows accurate DCR current sensing.

Low Value Resistor Current Sensing: A typical R_{SENSE} inductor current sensing is shown in Figure 16a. The filter components (R_F, C_F) need to be placed near the LT8550. R_F values greater than 100Ω should be avoided as this may increase offset voltage. The filter time constant $(R_F \bullet C_F)$ should be no more than 30nS. The positive and negative sense traces need to be routed as a differential pair close together and Kelvin (4-wire) connected underneath the sense resistor as shown in Figure 17.

R_{SENSE} is chosen based on the maximum output current. Given the maximum output current, $I_{OUT(MAX)}$, maximum sense voltage, $V_{SENSE(MAX)}$, and maximum inductor ripple current, $\Delta I_{L(MAX)}$, the value of the R_{SENSE} can be chosen from the following formula if allowing a margin of 20% for variations in the external component values:

$$R_{SENSE} = 0.8 \bullet \frac{V_{SENSE(MAX)}}{I_{OUT(MAX)} + \Delta I_{L(MAX)} / 2}$$



MASTER
LT8550
ISPX
R1

R2 AND C CLOSE TO THE ISPX/ISNX PINS
R1 CLOSE TO THE SW NODE

a)

Figure 16. Inductor Current Sense Filter

b)




Figure 17. Sense Lines Placement for DCR Sensing or Resistor Sensing

DCR Inductor Current Sensing: For applications requiring the highest possible efficiency, the LT8550 is capable of sensing the voltage drop across the inductor DCR, as shown in Figure 16b. The DCR of the inductor represents the small amount of DC winding resistance, which can be less than $1 \text{m}\Omega$ for today's low value, high current inductors. In high current applications requiring such an inductor, conduction loss through a sense resistor would cost several points of efficiency compared to DCR sensing.

The inductor DCR is sensed by connecting an RC filter across the inductor. This filter typically consists of one or two resistors (R1 and R2) and one capacitor (C). If the external (R1||R2) • C time constant is chosen to be exactly equal to the L/DCR time constant, the voltage drop across C will be:

$$V_{SENSE} = I_L \bullet DCR \frac{R2}{R1 + R2}$$

Therefore, R2 may be used to scale the voltage across the sense terminals when the DCR is greater than the target sense resistance. With the ability to program the current limit through ILIM pin, R2 may be optional. C is usually selected in the range of $0.01\mu F$ to $0.47\mu F$. This forces R1||R2 to be around the $k\Omega$ range.

For DCR current sensing, the sense lines should also run close together to a Kelvin connection underneath the inductor as shown in Figure 17. To prevent noise from coupling into the sensitive small-signal nodes, resistor R1 should be placed close to the inductor, while R2 and C are placed close to the LT8550 as shown in Figure 16b.

Thermal Shutdown

If the die junction temperature reaches approximately 165°C, the LT8550 will go into thermal shutdown. All the power switches will be turned off. For a master LT8550, the ENOUT pin will be pulled down to ground so that it will shut down all the switching activity of the system. The LT8550 will be re-enabled when the die temperature has dropped by about 5°C (nominal).

Efficiency Considerations

The percent efficiency of LT8550 is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would lead to the most improvement. Percentage efficiency can be expressed as:

$$%Efficiency = 100\% - (L1 + L2 + L3 + ...)$$

Where L1, L2, etc. are the individual losses as a percentage of input power. Although all dissipative elements in

the circuit produce power losses, several sources usually account for most of the losses in LT8550 circuits:

- 1. I²R losses. I²R losses arise from the DC resistance of the MOSFETs, inductor and current sense resistor. It is the majority of power losses under high output current conditions. In continuous mode, the average output current flows through the inductor and R_{SENSE}, but is chopped between the top and bottom MOSFETs. If the two MOSFETs have approximately the same R_{DS(ON)}, then the resistance of one MOSFET can simply be summed with the inductor's DCR, R_{SENSE} and the board traces to obtain I²R losses.
- Transition loss. This loss mostly arises from the brief amount of time the top MOSFET spends in the saturation (Miller) region during the switching node transitions. It depends on the input voltage, load current, driver strength and MOSFET capacitance. The transition can be significant at high input voltages or high switching frequency.
- 3. REG current. This is the sum of MOSFETs driver and REG control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high then to low again, a packet of charge dQ moves from REG to ground. The resulting dQ/dt is a current out of REG that is typically much larger than the control circuit current. In continuous mode, I_{GATECHG} = f [Q_T + Q_B], where Q_T and Q_B are the gate charges of the top and bottom MOSFETs.

As mentioned in the REG LDO and V_{CC} Power Section, powering the REG LDO with a lower power supply voltage will not only improve efficiency, especially for high input voltage application, but also alleviate the thermal stress for the LDO's P-channel MOSFET.

4. C_{IN} loss. The input capacitor filters large square-wave input currents drawn by the LT8550 into an averaged DC current from the supply. The capacitor itself has zero average DC current, but there is an AC current flowing through it. Therefore, the input capacitor must have a very low ESR to minimize the RMS current loss due to ESR. It must also have sufficient capacitance to filter out the AC component of the input current to

- prevent additional RMS losses in upstream cabling, fuses or battery. The LT8550's multi-phase architecture can help reduce the ESR losses.
- 5. Body diode conduction loss. During the dead time, the loss in the bottom MOSFET is I_L V_F, where V_F is around 0.7V. At higher switching frequencies, the dead time becomes a higher percentage of the switching cycle period and causes the efficiency to drop.
- The V_{IN} current is the DC supply current which flows into the device from the V_{IN} pin directly, and it is specified in the Electrical Characteristic table. V_{IN} current typically results in a small (<0.1%) loss.

Other hidden losses, such as copper trace, fuse and battery resistance, etc. can account for additional efficiency degradation. It's important to take them into consideration during the system design phase.




Figure 18. Recommended PC Board Design for a 9-Phase System

Circuit Board Layout Checklist

One recommended PC board design for a 9 phase system, primary controller and two LT8550s, is shown in Figure 18, the design can be expanded to more phases/channels if needed. Use the following general checklist to ensure the proper operation of the multiphase system:

- A multilayer PC board with dedicated ground planes is generally preferred to reduce noise coupling and improve heat sinking. The ground plane should be immediately next to the routing layer for the components (i.e. MOSFETs, inductors, sense resistors, input and output capacitors etc.
- Keep small signal ground (SGND) and power ground (PGND) separate. Only one connection point between the SGND and PGND is required. It's desirable to return the SGND to a clean point on the PGND plane. Do not return the small signal components grounds to SGND through PGND. All power train components should be referenced to PGND. Use immediate vias to connect the power components to PGND. Several vias are needed for each power component.
- Place power components, such as C_{IN}, C_{OUT}, inductor and MOSFET, in one compact area. Use wide but the shortest possible traces for high current paths (e.g. V_{IN}, V_{OUT}, PGND etc.) in this area to minimize copper loss.
- The BSTx/SWx nodes' voltage swings with a high dV/dt rate. These nodes are rich in high frequency noise components, and they are strong sources of EMI noise. To minimize the coupling between these nodes and other noise-sensitive traces, the copper area should be minimized. However, on the other hand, to conduct high inductor current and provide a heat sink to the power MOSFET, the SWx nodes

+ V_{IN} + C_{IN} + C_H SW L SW M_{BOT}

a) High di/dt Loop

PCB area cannot be too small. It's usually preferred to have a ground copper area placed underneath the SWx nodes to provide additional shielding.

In addition to BSTx/SWx, the TGx and BGx are also high dV/dt signals, which must be routed away from the noise-sensitive traces. It is also highly recommended to use short and wide traces to route gate driver signals in order to minimize the impedance in gate driver paths. The TGx and SWx should be routed together with minimum loop area to minimize the inductance and high dV/dt noise. Likewise, the BGx should be routed close to a PGND trace, as shown in Figure 19. Try to route TGx. SWx. BGx traces on one layer only.





Figure 19. Gate Driver Routing Example

- Keep the high di/dt loop, which consists of the top MOSFET, bottom MOSFET, and the ceramic capacitor C_H as shown in Figure 20, as short as possible to minimize the pulsating loop inductance and absorb switching noise.
- The decoupling capacitors for REG, V_{CC}, V_{IN} and the current sense, etc. should be placed close to their pins, use PGND for the REG decoupling capacitor and SGND for V_{IN} and V_{CC} decoupling capacitors. To minimize the connection impedance, it's desired to connect the



b) Recommended Layout Example


Figure 20. Minimize the High di/dt Loop Area in PCB Layout

decoupling capacitors directly to the pins without using any via.


 Of all the small signal traces, current sensing traces are most sensitive to noise. The current sensing traces should be routed differentially with minimum spacing to minimize the chance of picking-up noise, as shown in Figure 21. In addition, the filter resistors and capacitors for current sensing traces should be placed as close to the ISPx/ISNx pins as possible. If the DCR sensing is used with an R/C network, the DCR sensing resistor R1 should be close to the inductor, while R2 and C should be close to the IC.

Place the vias that connect the ISPx/ISNx lines directly at the terminals of the current sensing resistors or the inductors as shown in Figure 21.

When routing the interface signals between a master LT8550, primary controller, and/or slave LT8550, keep the small-signal lines far from the noisy lines and shield these lines with a ground plane. A recommended line arrangement is shown in Figure 22.



a) Resistor Sensing



b) Inductor DCR Sensing

Figure 21. Current Sensing PCB Design






Figure 22. Recommended Signal Lines Arrangement for PCB

Five Phase 6V/100A Step-Down Expander



Five Phase 3.3V/75A Step-Down Expander System



L1-L4: WURTH ELEKTRONIK 7443556130
M1-M6: INFINEON BSC093N04LSG
CINO. CIN2. CIN4: TDK C4532X7R1E226M250KC
CIN1, CIN3. CIN5: PANASONIC EEUFC1V151
COUTO. COUT2. COUT4: TDK C3216J81E476M160AC
COUT1, COUT3. COUT5: PANASONIC EEUFM1E331
RS0-RS4: PANASONIC ERJMP3PF2MOU


Start-Up Waveform with 10A Load

SA/DIV


SA/DIV

VOUT
2V/DIV

SSS01AGSb




Five Phase 12V/70A Step-Down Expander System




L0-L4: COILCRAFT SER2915L-682KL M0-M19: INFINEON BSC100N06LS3 MP: ZETEX ZXMP10A18G

C_{IN0}-C_{IN9}: MURATA KRM55WR72A156MH01K C_{IN10}-C_{IN14}: MURATA GRJ32DC72A475KE11L COUTO-COUT4: MURATA GRM32ER71C226MEA8L COUTS-COUT14: PANASONIC 165VP150M R_{SO}-R_{S4}: PANASONIC ERJMP4PF2M5U D0-D4: BAT46WJ




PACKAGE DESCRIPTION

UKG Package 52-Lead Plastic QFN (7mm × 8mm) (Reference LTC DWG # 05-08-1729 Rev Ø)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



- DRAWING IS NOT A JEDEC PACKAGE OUTLINE
 DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE