

10Mbps DCE/DTE V.35 Transceiver

FEATURES

- Single Chip Provides Complete Differential Signal Interface for V.35 Port
- Drivers and Receivers Will Withstand Repeated ±10kV ESD Pulses
- Operates from ±5V Supplies
- 10Mbaud Transmission Rate
- Meets CCITT V.35 Specification
- Shutdown Mode Reduces I_{CC} to Below 1μA
- Selectable Transmitter and Receiver Configurations
- Independent Driver/Receiver Enables
- Transmitter Maintains High Impedance When Disabled, Shut Down or with Power Off
- Transmitters Are Short-Circuit Protected

APPLICATIONS

- Modems
- Telecommunications
- Data Routers

DESCRIPTION

The LTC®1346A is a single chip transceiver that provides the differential clock and data signals for a V.35 interface from ± 5 V supplies. Combined with an external resistor termination network and an LT®1134A RS232 transceiver for the control signals, the LTC1346A forms a complete low power DTE or DCE V.35 interface port.


The LTC1346A features three current output differential transmitters and three differential receivers. The transceiver can be configured for DTE or DCE operation or shutdown using three Select pins. In the Shutdown mode, the supply current is reduced to below $1\mu A$.

The LTC1346A transceiver operates up to 10Mbaud. All transmitters feature short-circuit protection. Both the transmitter outputs and the receiver outputs can be forced into a high impedance state. The transmitter outputs and receiver inputs feature ±10kV ESD protection.

T, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION

Clock and Data Signals for V.35 Interface




1346afa



ABSOLUTE MAXIMUM RATINGS

(Note 1)
Supply Voltage
V _{CC} 6.5V
V _{EE}
Input Voltage
Transmitters $-0.3V$ to $(V_{CC} + 0.3V)$
Receivers18V to 18V
S0, S1, S2 $-0.3V$ to $(V_{GC} + 0.3V)$
Output Voltage
Transmitters –18V to 18V
Receivers $-0.3V$ to $(V_{CC} + 0.3V)$
Short-Circuit Duration
Transmitter Output Indefinite
Receiver Output Indefinite
Operating Temperature Range
LTC1346AC 0°C to 70°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec)
Load Tomporature (Condoming, 10 366)

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

DC ELECTRICAL CHARACTERISTICS

temperature range. $V_{CC} = 5V \pm 5\%$, $V_{EE} = -5V \pm 5\%$ (Note 2)

The • denotes specifications which apply over the full operating

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$\overline{V_{OD}}$	Transmitter Differential Output Voltage	$-4V \le V_{OS} \le 4V$ (Figure 1)	•	0.44	0.55	0.66	V
V_{OC}	Transmitter Common Mode Output Voltage	V _{OS} = 0V (Figure 1)	•	-0.6	0	0.6	V
I _{OH}	Transmitter Output High Current	V _{Y, Z} = 0V	•	-12.6	-11	-9.4	mA
I _{OL}	Transmitter Output Low Current	$V_{Y, Z} = 0V$	•	9.4	11	12.6	mA
I _{OZ}	Transmitter Output Leakage Current	$-5V \le V_{Y, Z} \le 5V, S1 = S2 = 0V$	•		±1	±20 ±100	μ Α μ Α
$\overline{R_0}$	Transmitter Output Impedance	$-2V \le V_{Y, Z} \le 2V$			100		kΩ
V_{TH}	Differential Receiver Input Threshold Voltage	$-7V \le (V_A + V_B)/2 \le 12V$	•		25	200	mV
ΔV_{TH}	Receiver Input Hysterisis	$-7V \le (V_A + V_B)/2 \le 12V$			50		mV
I _{IN}	Receiver Input Current (A, B)	$-7V \le V_{A, B} \le 12V$	•			0.7	mA
R _{IN}	Receiver Input Impedance	$-7V \le V_{A, B} \le 12V$	•	17.5	30		kΩ
V_{OH}	Receiver Output High Voltage	$I_0 = 4mA, V_{A, B} = 0.2V$	•	3	4.5		V
V_{OL}	Receiver Output Low Voltage	$I_0 = 4mA, V_{A, B} = -0.2V$	•		0.2	0.4	V
I _{OSR}	Receiver Output Short-Circuit Current	$0V \leq V_0 \leq V_{CC}$	•	7	40	85	mA
I _{OZR}	Receiver Three-State Output Current	$S0 = V_{CC}, 0V \le V_0 \le V_{CC}$	•			±10	μА
V_{IH}	Logic Input High Voltage	T, S0, S1, S2	•	2			V
V_{IL}	Logic Input Low Voltage	T, S0, S1, S2	•			0.8	V
I _{IN}	Logic Input Current	T, S0, S1, S2	•			±10	μΑ

AC ELECTRICAL CHARACTERISTICS temperature range. $V_{CC} = 5V \pm 5\%$, $V_{EE} = -5V \pm 5\%$ (Note 2)

The • denotes specifications which apply over the full operating


SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I _{CC}	V _{CC} Supply Current	$V_{OS} = 0V$, $S0 = Low$, $S1 = S2 = High$ (Figure 1)	•		40	50	mA
		No Load, S0 = Low, S1 = S2 = High	•		6	9	mA
		Shutdown, $S0 = V_{CC}$, $S1 = S2 = 0V$	•		0.1	100	μΑ
I _{EE}	V _{EE} Supply Current	$V_{0S} = 0V$, $S0 = Low$, $S1 = S2 = High$ (Figure 1)	•		-40	-50	mA
		No Load, S0 = Low, S1 = S2 = High	•		-6	-9	mA
		Shutdown, $S0 = V_{CC}$, $S1 = S2 = 0\overline{V}$	•		-0.1	-100	μΑ
t_r , t_f	Transmitter Rise or Fall Time	$V_{OS} = 0V$ (Figures 1, 3)	•		7	40	ns
t _{PLH}	Transmitter Input to Output 🔟 📗	V _{OS} = 0V (Figures 1, 3)	•		25	70	ns
t _{PHL}	Transmitter Input to Output 🖳	V _{OS} = 0V (Figures 1, 3)	•		30	70	ns
t _{SKEW}	Transmitter Output to Output	V _{OS} = 0V (Figures 1, 3)			5		ns
t _{PLH}	Receiver Input to Output	V _{OS} = 0V (Figures 1, 4)	•		50	100	ns
t_{PHL}	Receiver Input to Output 🖳	V _{OS} = 0V (Figures 1, 4)	•		55	100	ns
t _{SKEW}	Differential Receiver Skew, t _{PLH} - t _{PHL}	V _{OS} = 0V (Figures 1, 4)			5		ns
t_{ZL}	Receiver Enable to Output Low (Active Mode)	C _L = 15pF, SW1 Closed (Figures 2, 5)	•		40	70	ns
	Receiver Enable to Output Low (from Shutdown, Note 3)	C _L = 15pF, SW1 Closed (Figures 2, 5)			2		μS
t _{ZH}	Receiver Enable to Output High (Active Mode)	C _L = 15pF, SW2 Closed (Figures 2, 5)	•		35	70	ns
	Receiver Enable to Output High (from Shutdown, Note 3)	C _L = 15pF, SW2 Closed (Figures 2, 5)			2		μS
t_{LZ}	Receiver Disable from Low	C _L = 15pF, SW1 Closed (Figures 2, 5)	•		30	70	ns
t _{HZ}	Receiver Disable from High	C _L = 15pF, SW2 Closed (Figures 2, 5)	•		35	70	ns


Note 1: The Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 3: Receiver enable to output valid high or low from Shutdown is typically 2us.

Note 2: All currents into device pins are positive; all currents out of device pins are termed negative. All voltages are referenced to device ground unless otherwise specified.


TYPICAL PERFORMANCE CHARACTERISTICS







TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

V_{FF} (**Pin 1**): Negative Supply, $-4.75V \ge V_{FF} \ge -5.25V$

 V_{CC} (Pin 2): Positive Supply, $4.75V \le V_{CC} \le 5.25V$

GND (Pin 3): Ground

T1 (Pin 4): Transmitter 1 Input, TTL Compatible

T2 (Pin 5): Transmitter 2 Input, TTL Compatible

T3 (Pin 6): Transmitter 3 Input, TTL Compatible

\$1 (Pin 7): Select Input 1, TTL Compatible

S2 (Pin 8): Select Input 2, TTL Compatible

R3 (Pin 9): Receiver 3 Output, TTL Compatible

R2 (Pin 10): Receiver 2 Output, TTL Compatible

R1 (Pin 11): Receiver 1 Output, TTL Compatible

S0 (Pin 12): Select Input 0, TTL Compatible

B1 (Pin 13): Receiver 1 Inverting Input

A1 (Pin 14): Receiver 1 Noninverting Input

B2 (Pin 15): Receiver 2 Inverting Input

A2 (Pin 16): Receiver 2 Noninverting Input

B3 (Pin 17): Receiver 3 Inverting Input

A3 (Pin 18): Receiver 3 Noninverting Input

Z3 (Pin 19): Transmitter 3 Inverting Output

Y3 (Pin 20): Transmitter 3 Noninverting Output

Z2 (Pin 21): Transmitter 2 Inverting Output

Y2 (Pin 22): Transmitter 2 Noninverting Output

Z1 (Pin 23): Transmitter 1 Inverting Output

Y1 (Pin 24): Transmitter 1 Noninverting Output

LINEAR

1346afa

FUNCTION TABLES

Transmitter and Receiver Configuration

				-	
SO	S1	S2	DX ON	RX ON	Description
0	0	0	_	1, 2, 3	All RX ON, All DX OFF
1	0	0	_	_	All OFF, Shutdown
0	1 0		1, 2, 3	1, 2	DCE Mode
1	1 1 0 0 0 1 1 0 1		1, 2, 3	_	DCE Mode, All RX OFF
0			1, 2	1, 2, 3	DTE Mode
1			1, 2	_	DTE Mode, All RX OFF
0	1	1 1 1, 2, 3		1, 2, 3	All ON
1	1	1	1, 2, 3	_	All DX ON, All RX OFF

Transmitter

	INPUTS				OUTPUTS				
CONFIGURATION	SO	S1	S2	T	Y1 AND Y2	Z1 AND Z2	Y3	Z3	
All OFF	0	0	0	Χ	Z	Z	Z	Z	
Shutdown	1	0	0	Χ	Z	Z	Z	Z	
DCE or All ON	Χ	1	Χ	0	0	1	0	1	
DCE or All ON	Χ	1	Χ	1	1	0	1	0	
DTE	Χ	0	1	0	0	1	Z	Z	
DTE	Χ	0	1	1	1	0	Z	Z	

Receiver

	INPUTS			JTS	OUTPUTS		
CONFIGURATION	SO	S1	S2	A – B	R1 AND R2	R3	
All Rx ON	0	0	0	≤ -0.2V	0	0	
All Rx ON	0	0	0	≥0.2V	1	1	
Shutdown	1	0	0	Χ	Z	Z	
DCE	0	1	0	≤-0.2V	0	Z	
DCE	0	1	0	≥0.2V	1	Z	
Disabled	1	1	0	Χ	Z	Z	
DTE or All ON	0	Χ	1	≤-0.2V	0	0	
DTE or All ON	0	Χ	1	≥0.2V	1	1	
Disabled	1	Х	1	Χ	Z	Z	

TEST CIRCUITS




Figure 1. V.35 Transmitter/Receiver Test Circuit




Figure 2. Receiver Output Enable and Disable Timing Test Load



1346afa

SWITCHING TIME WAVEFORMS




Figure 3. V.35 Transmitter Propagation Delays




Figure 4. V.35 Receiver Propagation Delays




Figure 5. Receiver Enable and Disable Times

Review of CCITT Recommendation V.35 Electrical Specifications

V.35 is a CCITT recommendation for synchronous data transmission via modems. Appendix 2 of the recommendation describes the electrical specifications which are summarized below:

- 1. The interface cable is a balanced twisted pair with 80Ω to 120Ω impedance.
- 2. The transmitter's source impedance is between 50Ω and 150Ω .
- 3. The transmitter's resistance between shorted terminals and ground is $150\Omega \pm 15\Omega$.
- 4. When terminated by a 100Ω resistive load, the terminal-to-terminal voltage should be $0.55V \pm 20\%$.
- 5. The transmitter's rise time should be less than 1% of the signal pulse or 40ns, whichever is greater.
- 6. The common mode voltage at the transmitter output should not exceed 0.6V.
- 7. The receiver impedance is $100\Omega \pm 10\Omega$.
- 8. The receiver impedance to ground is $150\Omega \pm 15\Omega$.
- The transmitter or receiver should not be damaged by connection to earth ground, short-circuiting or cross connection to other lines.

 No data errors should occur with ±2V common mode change at either the transmitter/receiver or ±4V ground potential difference between transmitter and receiver.

Cable Termination

Each end of the cable connected to an LTC1346A must be terminated by an external Y- or Δ -resistor network for proper operation. The Y-termination has two series connected 50Ω resistors and a 125Ω resistor connected between ground and the center tap of the two 50Ω resistors as shown in Figure 6.

The alternative Δ -termination has a 120Ω resistor across the twisted wires and two 300Ω resistors between each wire and ground. Standard 1/8W, 5% surface mount resistors can be used for the termination network. To maintain the proper differential output swing, the resistor tolerance must be 5% or better. A termination network that combines all the resistors into an SO-14 package is available from:

BI Technologies (Formerly Beckman Industrial)

Resistor Networks

4200 Bonita Place

Fullerton, CA 92635

http://www.bitechnologies.com

Phone: (714) 447-2357 FAX: (714) 447-2500

Part #: BI Technologies 627T500/1250 (SOIC)

899-5-500/1250 (DIP)




Figure 6. Y- and Δ -Termination Networks






Figure 7. Simplified Transmitter Schematic

Theory of Operation

The transmitter outputs consist of complementary switched-current sources as shown in Figure 7.

With a logic zero at the transmitter input, the inverting output Z sources 11mA and the noninverting output Y sinks 11mA. The differential transmitter output voltage is then set by the termination resistors. With two differential 50Ω resistors at each end of the cable, the voltage is set to $(50\Omega)(11\text{mA}) = 0.55\text{V}$. With a logic 1 at the transmitter input, output Z sinks 11mA and Y sources 11mA. The common mode voltage of Y and Z is 0V when both current sources are matched and there is no ground potential difference between the cable terminations. The transmitter current sources have a common mode range of $\pm 2\text{V}$, which allows for a ground difference between cable terminations of $\pm 4\text{V}$.

Each receiver input has a 30k resistance to ground and requires external termination to meet the V.35 input impedance specification. The receivers have an input hysteresis of 50mV to improve noise immunity.

Three Select pins, S0, S1 and S2, configure the chip as described in Function Tables. When the transmitters and

receivers are OFF, all outputs are forced into high impedance. The S0 pin can be used as receiver output enable. In Shutdown mode, I_{CC} drops to $1\mu A$ with all transmitters and receivers OFF. When the LTC1346A is enabled from Shutdown the transmitters and receivers require $2\mu s$ to stabilize.

Complete V.35 Port

Figure 8 shows the schematic of a complete surface mounted, $\pm 5 V$ DTE and DCE V.35 port using only three ICs and six capacitors per port. The LTC1346A is used to transmit the clock and data signals and the LT1134A to transmit the control signals. If test signals 140, 141 and 142 are not used, the transmitter inputs should be tied to V_{CC} .

RS422/RS485 Applications

The receivers on the LTC1346A can be used for RS422 and RS485 applications. Using the test circuit in Figure 9, the LTC1346A receivers are able to successfully extract the data stream from the common mode voltage, meeting RS422 and RS485 requirements as shown in Figures 10 and 11.

LINEAR TECHNOLOGY




Figure 8. Complete Single ±5V V.35 Interface






Figure 9. RS422/RS485 Receiver Interface




Figure 10. -7V Common Mode




Figure 11. 12V Common Mode

Multiprotocol Application

The LTC1346A can be used in multiprotocol applications where V.35, RS232 and RS422 (used in RS530, RS449 among others) signals may appear at the same port. The LTC1346A switched current source driver is not compatible with RS232 or RS422. However, the outputs when disabled can share lines with RS232 drivers with a Shutdown feature such as the LT1030 and RS422 drivers with a disable feature such as the LTC486/LTC487 (Figure 12a).

The LTC1346A driver will not be damaged or load the shared lines when disabled. The LTC1346A receiver can receive V.35, RS232 and RS422 signals as shown in Figure 12b. The LTC1346A receiver is directly compatible with V.35 and RS422. For RS232 signal, the noninverting input of the receiver should be grounded. Because the line termination for each of the protocols is different, some form of termination switching should be included, either the connector (as shown in Figures 12a and 12b) or on the PCB.

LINEAR




Figure 12a. Multiprotocol Transmitter




Figure 12b. Multiprotocol Receiver