

Complete SO-8, 12-Bit, 600ksps ADC with Shutdown

FEATURES

- Complete 12-Bit ADC in SO-8
- Single Supply 5V or \pm 5V Operation
- Sample Rate: 600ksps
- Power Dissipation: 75mW (Typ)
- 72dB S/(N + D) and -80dB THD at Nyquist
- No Missing Codes over Temperature
- Nap Mode with Instant Wake-Up: 7.5mW
- Sleep Mode: 60µW
- High Impedance Analog Input
- Input Range (1mV/LSB): 0V to 4.096V or ± 2.048 V
- Internal Reference Can Be Overdriven Externally
- 3-Wire Interface to DSPs and Processors (SPI and MICROWIRE™ Compatible)

APPLICATIONS

- High Speed Data Acquisition
- Digital Signal Processing
- Multiplexed Data Acquisition Systems
- Audio and Telecom Processing
- Digital Radio
- Spectrum Analysis
- Low Power and Battery-Operated Systems
- Handheld or Portable Instruments

DESCRIPTION

The LTC $^{\circ}$ 1404 is a complete 600ksps, 12-bit A/D converter which draws only 75mW from 5V or \pm 5V supplies. This easy-to-use device comes complete with a 160ns sample-and-hold and a precision reference. Unipolar and bipolar conversion modes add to the flexibility of the ADC. The LTC1404 has two power saving modes: Nap and Sleep. In Nap mode, it consumes only 7.5mW of power and can wake up and convert immediately. In the Sleep mode, it consumes $60\mu W$ of power typically. Upon power-up from Sleep mode, a reference ready (REFRDY) signal is available in the serial data word to indicate that the reference has settled and the chip is ready to convert.


The LTC1404 converts 0V to 4.096V unipolar inputs from a single 5V supply and $\pm 2.048V$ bipolar inputs from $\pm 5V$ supplies. Maximum DC specs include $\pm 1LSB$ INL, $\pm 1LSB$ DNL and 45ppm/°C full-scale drift over temperature. Guaranteed AC performance includes 69dB S/(N + D) and -76dB THD at an input frequency of 100kHz over temperature.

The 3-wire serial port allows compact and efficient data transfer to a wide range of microprocessors, microcontrollers and DSPs.


T, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

Single 5V Supply, 600kHz, 12-Bit Sampling A/D Converter



Power Consumption vs Sample Rate




1404fa



ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2) Supply Voltage (V _{CC})
Negative Supply Voltage (V_{SS})6V to GND Total Supply Voltage (V_{CC} to V_{SS})
Bipolar Operation Only12V
Analog Input Voltage (Note 3) Unipolar Operation – 0.3V to (V _{CC} + 0.3V)
Bipolar Operation $(V_{SS} - 0.3V)$ to $(V_{CC} + 0.3V)$ Digital Input Voltage (Note 4)
Unipolar Operation0.3V to 12V
Bipolar Operation $(V_{SS} - 0.3V)$ to 12V Digital Output Voltage
Unipolar Operation0.3V to (V _{CC} + 0.3V)
Bipolar Operation $(V_{SS} - 0.3V)$ to $(V_{CC} + 0.3V)$ Power Dissipation
Operating Ambient Temperature Range LTC1404C0°C to 70°C
LTC1404I40°C to 85°C
Junction Temperature
Lead Temperature (Soldering, 10 sec)300°C

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

POWER REQUIREMENTS The ullet denotes specifications which apply over the full operating temperature range, unless otherwise noted specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 5V$, $f_{SAMPLE} = 600kHz$, $t_r = t_f = 5ns$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{CC}	Positive Supply Voltage	Unipolar		4.75		5.25	V
		Bipolar		4.75		5.25	V
V_{SS}	Negative Supply Voltage	Bipolar Only		-2.45		-5.25	V
I _{CC}	Positive Supply Current	f _{SAMPLE} = 600ksps	•		15	30	mA
		Nap Mode	•		1.3	3.0	mA
		Sleep Mode	•		8.0	20.0	μΑ
I _{SS}	Negative Supply Current	$f_{SAMPLE} = 600 \text{ksps}, V_{SS} = -5 \text{V}$	•		0.2	0.6	mA
		Nap Mode	•		0.2	0.5	mA
		Sleep Mode	•		4	10	μΑ
P_{D}	Power Dissipation	f _{SAMPLE} = 600ksps	•		75	160	mW
	·	Nap Mode	•		7.5	20	mW
		Sleep Mode	•		60	150	μW

ANALOG INPUT The \bullet denotes specifications which apply over the full operating temperature range, unless otherwise noted specifications are at $T_A = 25^{\circ}$ C. $V_{CC} = 5V$, $f_{SAMPLE} = 600$ kHz, $t_r = t_f = 5$ ns, unless otherwise specified.

	Λ 00	, Ordin EL					
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN}	Analog Input Range	$4.75V \le V_{CC} \le 5.25V$ (Unipolar) $4.75V \le V_{CC} \le 5.25V$, $-5.25V \le V_{SS} \le -2.45V$ (Bipolar)			0 to 4.096 0 to ±2.048		V
I _{IN}	Analog Input Leakage Current	During Conversions (Hold Mode)	•			±1	μΑ
C _{IN}	Analog Input Capacitance	Between Conversions (Sample Mode) During Conversions (Hold Mode)			45 5		pF pF

1404fa



CONVERTER CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, unless otherwise noted specifications are at $T_A = 25^{\circ}C$. With internal reference $V_{CC} = 5V$, $f_{SAMPLE} = 600kHz$, $t_r = t_f = 5ns$, unless otherwise specified (Note 6).

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)		•	12			Bits
Integral Linearity Error	(Note 7)	•			±1	LSB
Differential Linearity Error		•			±1	LSB
Offset Error	(Note 8)	•			±6 ±8	LSB LSB
Full-Scale Error					±15	LSB
Full-Scale Tempco	I _{OUT(REF)} = 0	•		±10	±45	ppm/°C

DYNAMIC ACCURACY The \bullet denotes specifications which apply over the full operating temperature range, unless otherwise noted specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 5V$, $V_{SS} = -5V$, $f_{SAMPLE} = 600kHz$.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
S/(N + D)	Signal-to-Noise	100kHz Input Signal 300kHz Input Signal	•	69	72 72		dB dB
THD	Total Harmonic Distortion Up to 5th Harmonic	100kHz Input Signal 300kHz Input Signal	•		-82 -80	-76	dB dB
	Peak Harmonic or Spurious Noise	100kHz Input Signal 300kHz Input Signal	•		-84 -82	-76	dB dB
IMD	Intermodulation Distortion	$f_{IN1} = 99.17 \text{kHz}, f_{IN2} = 102.69 \text{kHz}$ $f_{IN1} = 298.68 \text{kHz}, f_{IN2} = 304.83 \text{kHz}$			-82 -70		dB dB
	Full Power Bandwidth				5		MHz
	Full Linear Bandwidth $(S/(N + D) \ge 68dB)$				1		MHz

INTERNAL REFERENCE CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, unless otherwise noted specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 5V$, $f_{SAMPLE} = 600kHz$, $t_r = t_f = 5ns$, unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{REF} Output Voltage	I _{OUT} = 0		2.410	2.430	2.450	V
V _{REF} Output Tempco	I _{OUT} = 0	•		±10	±45	ppm/°C
V _{REF} Line Regulation	$4.75V \le V_{CC} \le 5.25V$ $-5.25V \le V_{SS} \le 0V$			0.5 0.01		LSB/V LSB/V
V _{REF} Load Regulation	$0 \le I_{OUT} \le 1mA$			1		LSB/mA
V _{REF} Wake-Up Time from Sleep Mode	C _{VREF} = 10μF			2.5		ms

DIGITAL INPUTS AND OUTPUTS The \bullet denotes specifications which apply over the full operating temperature range, unless otherwise noted specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 5V$, $f_{SAMPLE} = 600kHz$, $t_r = t_f = 5ns$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IH}	High Level Input Voltage	V _{CC} = 5.25V	•	2.0			V
V _{IL}	Low Level Input Voltage	V _{CC} = 4.75V	•			0.8	V
I _{IN}	Digital Input Current	V _{IN} = 0V to V _{CC}	•			±10	μΑ
C _{IN}	Digital Input Capacitance				5		pF
V _{OH}	High Level Output Voltage	$V_{CC} = 4.75V, I_0 = -10\mu A$ $V_{CC} = 4.75V, I_0 = -200\mu A$	•	4.0	4.7		V
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.75V$, $I_0 = 160\mu A$ $V_{CC} = 4.75V$, $I_0 = 1.6mA$	•		0.05 0.10	0.4	V



DIGITAL INPUTS AND OUTPUTS The ullet denotes specifications which apply over the full operating temperature range, unless otherwise noted specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 5V$, $f_{SAMPLE} = 600kHz$, $t_r = t_f = 5ns$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
l _{OZ}	Hi-Z Output Leakage D _{OUT}	$V_{OUT} = 0V$ to V_{CC}	•			±10	μΑ
C _{OZ}	Hi-Z Output Capacitance D _{OUT}				15		pF
I _{SOURCE}	Output Source Current	V _{OUT} = 0V			-10		mA
I _{SINK}	Output Sink Current	$V_{OUT} = V_{CC}$			10		mA

TIMING CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, unless otherwise noted specifications are at $T_A = 25$ °C. $V_{CC} = 5V$, $f_{SAMPLE} = 600$ kHz, $t_r = t_f = 5$ ns, unless otherwise specified. See Figures 12, 13, 14.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f _{SAMPLE(MAX)}	Maximum Sampling Frequency		•	600			kHz
t _{CONV}	Conversion Time	f _{CLK} = 9.6MHz			1.36		μS
t _{ACQ}	Acquisition Time (Unipolar Mode) (Bipolar Mode V _{SS} = -5V)				200 160		ns ns
f _{CLK}	CLK Frequency		•	0.1		9.6	MHz
t _{CLK}	CLK Pulse Width	(Notes 5 and 10)	•	40			ns
t _{WK(NAP)}	Time to Wake Up from Nap Mode				350		ns
t ₁	CLK Pulse Width to Return to Active Mode		•	40			ns
t ₂	CONV↑ to CLK↑ Setup Time		•	70			ns
t ₃	CONV↑ After Leading CLK↑		•	0			ns
t ₄	CONV Pulse Width	(Note 9)	•	40			ns
t ₅	Time from CLK↑to Sample Mode				60		ns
t ₆	Aperture Delay of Sample-and-Hold	Jitter < 50ps			40		ns
t ₇	Minimum Delay Between Conversion (Unipolar Mode) (Bipolar Mode $V_{SS} = -5V$)	(Note 5)	•		220 180	310 300	ns ns
t ₈	Delay Time, CLK↑ to D _{OUT} Valid	C _{LOAD} = 20pF	•		40	70	ns
tg	Delay Time, CLK↑to D _{OUT} Hi-Z	C _{LOAD} = 20pF	•		40	70	ns
t ₁₀	Time from Previous Data Remains Valid After CLK↑	C _{LOAD} = 20pF	•	10	30		ns
t ₁₁	Minimum Time Between Nap/Sleep Request to Wake Up Request	(Notes 5 and 10)	•	50			ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: When these pin voltages are taken below V_{SS} (ground for unipolar mode) or above V_{CC} , they will be clamped by internal diodes. This product can handle input currents greater than 60mA without latch-up if the pin is driven below V_{SS} (ground for unipolar mode) or above V_{CC} .

Note 4: When these pin voltages are taken below V_{SS} (ground for unipolar mode), they will be clamped by internal diodes. This product can handle input currents greater than 60mA without latch-up if the pin is driven below V_{SS} (ground for unipolar mode). These pins are not clamped to V_{CC} . **Note 5:** Guaranteed by design, not subject to test.

Note 6: Linearity, offset and full-scale specifications apply for unipolar and bipolar modes.


Note 7: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 8: Bipolar offset is the offset voltage measured from -0.5LSB when the output code flickers between 0000 0000 0000 and 1111 1111 1111.


Note 9: The rising edge of CONV starts a conversion. If CONV returns low at a bit decision point during the conversion, it can create small errors. For best performance, ensure that CONV returns low either within 100ns after the conversion starts (i.e., before the first bit decision) or after the 14 clock cycles. (Figure 13 Timing Diagram).


Note 10: If this timing specification is not met, the device may not respond to a request for a conversion. To recover from this condition a NAP request is required.


TECHNOLOGY TECHNOLOGY




Unipolar Mode Differential













Unipolar Mode












Unipolar Mode






Unipolar Mode Intermodulation Distortion Plot at 300kHz




Bipolar Mode Intermodulation Distortion Plot at 300kHz




/ LINEAR

1404fa


Unipolar Mode S/(N + D) vs Input Frequency and Amplitude




Bipolar Mode S/(N + D) vs Input Frequency and Amplitude




Unipolar Mode Peak Harmonic or Spurious Noise vs Input Frequency




Bipolar Mode Peak Harmonic or Spurious Noise vs Input Frequency




Unipolar Mode Power Supply Feedthrough vs Ripple Frequency




Bipolar Mode Power Supply Feedthrough vs Ripple Frequency




Reference Voltage vs Temperature




Reference Voltage vs Load Current




Acquisition Time vs Source Impedance









PIN FUNCTIONS

V_{CC} (**Pin 1**): Positive Supply, 5V. Bypass to GND (10 μ F tantalum in parallel with 0.1 μ F ceramic).

 A_{IN} (Pin 2): Analog Input. 0V to 4.096V (Unipolar), ± 2.048 V (Bipolar).

 V_{REF} (**Pin 3**): 2.43V Reference Output. Bypass to GND (10µF tantalum in parallel with 0.1µF ceramic).

GND (Pin 4): Ground. GND should be tied directly to an analog ground plane.

 $\mathbf{D}_{\mathbf{OUT}}$ (**Pin 5**): The A/D conversion result is shifted out from this pin.


CLK (Pin 6): Clock. This clock synchronizes the serial data transfer. A minimum CLK pulse of 40ns signals the ADC to wake up from Nap or Sleep mode.

CONV (Pin 7): Conversion Start Signal. This active high signal starts a conversion on its rising edge. Keeping CLK low and pulsing CONV two/four times will put the ADC into Nap/Sleep mode.


 V_{SS} (Pin 8): Negative Supply. -5V for bipolar operation. Bypass to GND with $10\mu F$ tantalum in parallel with $0.1\mu F$ ceramic. V_{SS} should be tied to GND for unipolar operation.




FUNCTIONAL BLOCK DIAGRAM



TEST CIRCUITS







Conversion Details

The LTC1404 uses a successive approximation algorithm and an internal sample-and-hold circuit to convert an analog signal to a 12-bit serial output based on a precision internal reference. The control logic provides easy interface to microprocessors and DSPs through 3-wire connections.

A rising edge on the CONV input starts a conversion. At the start of a conversion the successive approximation register (SAR) is reset. Once a conversion cycle has begun, it cannot be restarted.

During conversion, the internal 12-bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). Referring to Figure 1, the A_{IN} input connects to the sample-and-hold capacitor during the acquired phase and the comparator offset is nulled by the feedback switch. In this acquire phase, it typically takes 160ns for the sample-and-hold capacitor to acquire the analog signal. During the convert phase, the comparator feedback switch opens, putting the comparator into the compare mode. The input switches connect C_{SAMPLF} to ground, injecting the analog input charge onto the summing junction. This input charge is successively compared with the binary-weighted charges supplied by the capacitive DAC. Bit decisions are made by the high speed comparator. At the end of a conversion, the DAC output balances the A_{IN} input charge. The SAR contents (a 12-bit data word) which represent the input voltage, are presented through the serial pin D_{OUT} .




Figure 1. A_{IN} Input

Dynamic Performance

The LTC1404 has excellent high speed sampling capability. FFT (Fast Fourier Transform) test techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. Figure 2a shows a typical LTC1404 FFT plot.




Figure 2a. LTC1404 Nonaveraged, 4096 Point FFT Plot with 100kHz Input Frequency in Bipolar Mode




Figure 2b. LTC1404 Nonaveraged, 4096 Point FFT Plot with 300kHz Input Frequency in Bipolar Mode

LINEAR

Signal-to-Noise Ratio

The signal-to-noise plus distortion ratio [S/(N + D)] is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the A/D output. The output is band limited to frequencies from DC to half the sampling frequency. Figure 2a shows a typical spectral content with a 600kHz sampling rate and a 100kHz input. The dynamic performance is excellent for input frequencies up to the Nyquist limit of 300kHz as shown in Figure 2b.

Effective Number of Bits

The effective number of bits (ENOBs) is a measurement of the effective resolution of an ADC and is directly related to the S/(N + D) by the equation:

$$N = \frac{S/(N+D) - 1.76}{6.02}$$

where N is the effective number of bits of resolution and S/(N + D) is expressed in dB. At the maximum sampling rate of 600kHz, the LTC1404 maintains very good ENOBs up to the Nyquist input frequency of 300kHz (refer to Figure 3).




Figure 3. Effective Bits and Signal-to-Noise + Distortion vs Input Frequency in Bipolar Mode

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half of the sampling frequency. THD is expressed as:

THD =
$$20log \frac{\sqrt{V2^2 + V3^2 + V4^2 + ...Vn^2}}{V1}$$

where V1 is the RMS amplitude of the fundamental frequency and V2 through Vn are the amplitudes of the second through nth harmonics. THD vs input frequency is shown in Figure 4. The LTC1404 has good distortion performance up to the Nyquist frequency and beyond.




Figure 4. Distortion vs Input Frequency in Bipolar Mode

Intermodulation Distortion

If the ADC input signal consists of more than one spectral component, the ADC transfer function nonlinearity can produce intermodulation distortion (IMD) in addition to THD. IMD is the change in one sinusoidal input caused by the presence of another sinusoidal input at a different frequency.



If two pure sine waves of frequencies fa and fb are applied to the ADC input, nonlinearities in the ADC transfer function can create distortion products at sum and difference frequencies of mfa \pm nfb, where m and n = 0, 1, 2, 3, etc. For example, the 2nd order IMD terms include (fa + fb) and (fa – fb) while the 3rd order IMD terms includes (2fa + fb), (2fa – fb), (fa + 2fb) and (fa – 2fb). If the two input sine waves are equal in magnitude, the value (in decibels) of the 2nd order IMD products can be expressed by the following formula.

$$IMD(fa \pm fb) = 20log \frac{Amplitude at (fa \pm fb)}{Amplitude at fa}$$

Figure 5 shows the IMD performance at a 100kHz input.




Figure 5. Intermodulation Distortion Plot in Bipolar Mode

Peak Harmonic or Spurious Noise

The peak harmonic or spurious noise is the largest spectral component excluding the input signal and DC. This value is expressed in decibels relative to the RMS value of a full-scale input signal.

Full Power and Full Linear Bandwidth

The full power bandwidth is the input frequency at which the amplitude of the reconstructed fundamental is reduced by 3dB for a full-scale input signal.

The full linear bandwidth is the input frequency at which the S/(N + D) has dropped to 68dB (11 effective bits). The

LTC1404 has been designed to optimize input bandwidth, allowing the ADC to undersample input signals with frequencies above the converter's Nyquist Frequency. The noise floor stays very low at high frequencies; S/(N + D) becomes dominated by distortion at frequencies far beyond Nyquist.

Driving the Analog Input

The analog input of the LTC1404 is easy to drive. It draws only one small current spike while charging the sample-and-hold capacitor at the end of a conversion. During conversion, the analog input draws only a small leakage current. The only requirement is that the amplifier driving the analog input must settle after the small current spike before the next conversion starts. Any op amp that settles in 160ns to small load current transient will allow maximum speed operation. If a slower op amp is used, more settling time can be provided by increasing the time between conversions. Suitable devices capable of driving the ADC's A_{IN} input include the LT®1360 and the LT1363 op amps.

The LTC1404 comes with a built-in unipolar/bipolar detection circuit. If the V_{SS} potential is forced below GND, the internal circuitry will automatically switch to bipolar mode.

The following list is a summary of the op amps that are suitable for driving the LTC1404, more detailed information is available in the Linear Technology databooks or the Linear Technology Web site.

LT 1215/LT1216: Dual and quad 23MHz, $50V/\mu s$ single supply op amps. Single 5V to $\pm 15V$ supplies, 6.6mA specifications, 90ns settling to 0.5LSB.

LT1223: 100MHz video current feedback amplifier. $\pm 5V$ to $\pm 15V$ supplies, 6mA supply current. Low distortion up to and above 600kHz. Low noise. Good for AC applications.

LT1227: 140MHz video current feedback amplifier. $\pm 5V$ to $\pm 15V$ supplies, 10mA supply current. Lowest distortion at frequencies above 600kHz. Low noise. Best for AC applications.

LINEAR TECHNOLOGY

LT1229/LT1230: Dual and quad 100MHz current feedback amplifiers. $\pm 2V$ to $\pm 15V$ supplies, 6mA supply current each amplifier. Low noise. Good AC specs.

LT1360: 37MHz voltage feedback amplifier. ± 5 V to ± 15 V supplies. 3.8mA supply current. Good AC and DC specs. 70ns settling to 0.5LSB.

LT1363: 50MHz, $450V/\mu s$ op amps. $\pm 5V$ to $\pm 15V$ supplies. 6.3mA supply current. Good AC and DC specs. 60ns settling to 0.5LSB.

LT1364/LT1365: Dual and quad 50MHz, $450V/\mu s$ op amps. $\pm 5V$ to $\pm 15V$ supplies, 6.3mA supply current per amplifier. 60ns settling to 0.5LSB.

Internal Reference

The LTC1404 has an on-chip, temperature compensated, curvature corrected, bandgap reference, which is factory trimmed to 2.43V. It is internally connected to the DAC and is available at Pin 3 to provide up to 1mA of current to an external load. For minimum code transition noise, the reference output should be decoupled with a capacitor to filter wideband noise from the reference (10µF tantalum in parallel with a 0.1µF ceramic). The V_{REF} pin can be driven with a DAC or other means to provide input span adjustment in bipolar mode. The V_{REF} pin must be driven to at least 2.46V to prevent conflict with the internal reference. The reference should not be driven to more than 5V. Figure 6 shows an LT1360 op amp driving the reference pin. Figure 7 shows a typical reference, the LT1019A-5 connected to the LTC1404. This will provide an improved




Figure 6. Driving the V_{REF} with the LT1360 Op Amp




Figure 7. Supplying a 5V Reference Voltage to the LTC1404 with the LT1019A-5

drift (equal to the maximum 5ppm/ $^{\circ}$ C of the LT1019A-5) and a ± 4.215 V full scale. If V_{REF} is forced lower than 2.43V, the REFRDY bit in the serial data output will be forced to low.

UNIPOLAR / BIPOLAR OPERATION AND ADJUSTMENT

Figure 8 shows the ideal input/output characteristics for the LTC1404. The code transitions occur midway between successive integer LSB values (i.e., 0.5LSB, 1.5LSB, 2.5LSB, ... FS - 1.5LSB). The output code is straight binary with 1LSB = 4.096V/4096 = 1mV. Figure 9 shows the input/output transfer characteristics for the bipolar mode in two's complement format.

Unipolar Offset and Full-Scale Error Adjustments

In applications where absolute accuracy is important, offset and full-scale errors can be adjusted to zero. Figure 10a shows the extra components required for full-scale error adjustment. Figure 10b shows offset and full-scale adjustment. Offset error must be adjusted before full-scale error. Zero offset is achieved by applying 0.5mV (i.e., 0.5LSB) at the input and adjusting the offset trim until the LTC1404 output code flickers between 0000 0000 0000 and 0000 0000. For zero full-scale error, apply an analog input of 4.0945V (FS – 1.5LSB or last code transition) at the input and adjust R5 until the LTC1404 output code flickers between 1111 1111 1111.






Figure 8. LTC1404 Unipolar Transfer Characteristics




Figure 9. LTC1404 Bipolar Transfer Characteristics




Figure 10a. LTC1404 Full-Scale Adjust Circuit




Figure 10b. LTC1404 Offset and Full-Scale Adjust Circuit




Figure 10c. LTC1404 Bipolar Offset and Full-Scale Adjust Circuit

Bipolar Offset and Full-Scale Error Adjustments

Bipolar offset and full-scale errors are adjusted in a similar fashion to the unipolar case. Bipolar offset error adjustment is achieved by applying an input voltage of -0.5 mV (-0.5 LSB) to the input in Figure 10c and adjusting the op amp until the ADC output code flickers between 0000 0000 0000 and 1111 1111 1111. For full-scale adjustment, an input voltage of 2.0465 V (FS -1.5 LSBs) is applied to the input and R5 is adjusted until the output code flickers between 0111 1111 1110 and 0111 1111 1111.

LINEAR

BOARD LAYOUT AND BYPASSING

To obtain the best performance from the LTC1404, a printed circuit board is required. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital traces alongside an analog signal trace or underneath the ADC. The analog input should be screened by GND.

High quality 10µF surface mount AVX capacitor with a $0.1\mu F$ ceramic should be used at the V_{CC} , V_{SS} and V_{REF} pins. For better results, another 10µF AVX capacitor can be added to the V_{CC} pin. At 600ksps, the CLK frequency can be as high as 9.6MHz. A poor quality capacitor can lose more than 80% of its capacitance at this frequency range. Therefore, it is important to consult the manufacturer's data sheet before the capacitor is used. For the LTC1404, at 600ksps, every bit decision must be determined within 104ns (9.6MHz). During this short time interval, the supply disturbance due to a CLK transition needs to settle. The ADC must update its DAC, make a comparator decision based on sub-mV overdrive, latch the new DAC information and output the serial data. This ADC provides one power supply, V_{CC} , which is connected to both the internal analog and digital circuitry. Any ringing due to poor supply or reference bypassing, inductive trace runs, CLK and CONV over- or undershoot, or unnecessary Dout loading can cause ADC errors. Therefore, the bypass capacitors must be located as close to the pins as possible. The traces connecting the pins and the bypass capacitors must be kept short and should be made as wide as possible. In unipolar mode operation, VSS must be connected to the GND pin directly.

Input signal leads to A_{IN} and signal return leads from GND (Pin 4) should be kept as short as possible to minimize noise coupling. In applications where this is not possible, a shielded cable between the analog input signal and the ADC is recommended. Also, any potential difference in grounds between the analog signal and the ADC appears as an error voltage in series with the analog input signal. Attention should be paid to reducing the ground circuit impedance as much as possible.

Figure 11 shows the recommended system ground connections. All analog circuitry grounds should be terminated at the LTC1404 GND pin. The ground return from the LTC1404 Pin 4 to the power supply should be low impedance for noise free operation. Digital circuitry grounds must be connected to the digital supply common. As an alternative, instead of a direct short between the digital and analog circuitry, a 10Ω or a ferrite bead jumper helps reduce the digital noise.




Figure 11. Power Supply Connection

In applications where the ADC data outputs and control signals are connected to a continuously active microprocessor bus, it is possible to get errors in the conversion results. These errors are due to feedthrough from the microprocessor to the successive approximation comparator. The problem can be eliminated by forcing the microprocessor into a Wait state during conversion or by using three-state buffers to isolate the ADC data bus.

Power-Down Mode

Upon power-up, the LTC1404 is initialized to the active state and is ready for conversion. However, the chip can be easily placed into Nap or Sleep mode by exercising the right combination of CLK and CONV signals. In Nap mode, all power is off except for the internal reference, which is still active and provides 2.43V output voltage to the other circuitry. In this mode, the ADC draws only 7.5mW of power instead of 75mW (for minimum power, the logic



inputs must be within 500mV of the supply rails). In Sleep mode, power consumption is reduced to $60\mu W$ by cutting off power to all internal circuitry including the reference. Figure 12 illustrates power-down modes for the LTC1404. The chip enters Nap mode by keeping the CLK signal low and pulsing the CONV signal twice. For Sleep mode operation, the CONV signal should be pulsed four times while CLK is kept low. Nap and Sleep modes are activated on the falling edge of the CONV pulse.

The LTC1404 returns to active mode easily. The rising edge of CLK wakes up the LTC1404. From Nap mode, wake-up occurs within 350ns. During the transition from Sleep mode to active mode, the V_{REF} voltage ramp-up time is a function of its loading conditions. With a $10\mu F$ bypass capacitor, the wake-up time from Sleep mode is typically 2.5ms. A REFRDY signal is activated once the reference has settled and is ready for an A/D conversion. This REFRDY bit is sent to the D_{OUT} pin as the first bit followed by the 12-bit data word (refer to Figure 13). To save power during wake-up from Sleep mode, the chip is designed to enter Nap mode automatically until the reference is ready. Once REFRDY goes high, the comparator powers up immediately and is ready for a conversion. During the Nap interval, any attempt to perform an analog-to-digital con-

version will result in an all-zero output code, including the REFRDY bit. If no conversion is attempted, the D_{OUT} pin remains in a high impedance state. If the ADC wakes from Sleep mode, this can be determined by monitoring the state of the REFRDY bit at the D_{OUT} pin.

DIGITAL INTERFACE

The digital interface requires only three digital lines. CLK and CONV are both inputs, and the D_{OUT} output provides the conversion result in serial form.

Figure 13 shows the digital timing diagram of the LTC1404 during the A/D conversion. The CONV rising edge starts the conversion. Once initiated, it can not be restarted until the conversion is completed. If the time from CONV signal to CLK rising edge is less than t_2 , the digital output will be delayed by one clock cycle.

The digital output data is updated on the rising edge of the CLK line. The digital output data consists of a REFRDY bit followed by a valid 12-bit data word. D_{OUT} data should be captured by the receiving system on the rising CLK edge. Data remains valid for a minimum time of t_{10} after the rising CLK edge to allow capture to occur.




Figure 12. Nap Mode and Sleep Mode Waveforms

1404fa




Figure 13. ADC Digital Timing Diagram






Figure 14. CLK to D_{OUT} Delay



Hardware Interface to the TMS320C50's TDM Serial Port (Frame Sync is Generated from TFSX)




Logic Analyzer Waveforms Show 2.05μs Throughput Rate (Input Voltage = 1.606V, Output Code = 0110 0100 0110 = 1606₁₀)




NOTE: THE TMS320C50-40MHz HAS A LIMITED SERIAL PORT CLOCK SPEED OF 7.8MHz. TO ALLOW THE LTC1404 TO RUN AT ITS MAXIMUM SPEED OF 9.6MHz, THE TMS320C50-57 OR TMS320C50-80MHz IS NEEDED

Data from the LTC1404 Loaded into the TMS320C50's TRCV Register



Data Stored in the TMS320C50's Memory (in Right Justified Format)



LINEAR

TMS320C50 Code for Circuit

B halt


THIS PROGRAM DEMONSTRATES THE LTC1404 INTERFACE TO THE TMS320C50. FRAME SYNC PULSE IS GENERATED FROM TFSX. DATA SHIFT CLOCK IS EXTERNALLY GENERATED.

.mmregs ; Defines global symbolic names ; Initialized data memory to zero .ds	*Initializat	ion*			
.ds OFOOh ; Initialize data to zero DATAO .word 0 ; Begin sample data location DATA1 .word 0 ; DATA2 .word 0 ; Location of data DATA3 .word 0 ; DATA4 .word 0 ; DATA5 .word 0 ; End sample data location ; Set up the ISR vector .ps 080Ah ; Serial ports interrupts rint : B RECEIVE ; OA; xint : B TRANSMIT ; OC; trnt : B TREC ; OE; txnt : B TRANS ; 10; ; Setup the reset vector .ps 0A0Oh .entry START: *TMS320C50 Initialization* SETC INTM ; Temporarily disable all interrupts LDP #0 ; Set data page pointer to zero OPL #0834h, PMST ; Set up the PMST status and control register LACC #0 SAMM CWSR ; Set software wait state to 0 SAMM PDWSR ; *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; FO=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin		0			; Defines global symbolic names
DATA0 .word 0 ; Begin sample data location DATA1 .word 0 ; DATA2 .word 0 ; Location of data DATA3 .word 0 ; DATA4 .word 0 ; DATA5 .word 0 ; End sample data location ; Set up the ISR vector	; Initiali				
DATA1 .word 0 ; DATA2 .word 0 ; Location of data DATA3 .word 0 ; DATA4 .word 0 ; DATA5 .word 0 ; End sample data location ; Set up the ISR vector	D.1-10			1	,
DATA3 .word 0 ; . DATA4 .word 0 ; . DATA5 .word 0 ; End sample data location ; Set up the ISR vector	DATAO	.word			; Begin sample data location
DATA3 .word 0 ; . DATA4 .word 0 ; . DATA5 .word 0 ; End sample data location ; Set up the ISR vector	DATA1	.word			;
DATA4 .word 0 ; End sample data location ; Set up the ISR vector	DATA2	.word			; Location of data
DATA5 .word 0 ; End sample data location ; Set up the ISR vector					; .
; Set up the ISR vector					; . . Ford communic data la cation
.ps 080Ah ; Serial ports interrupts rint : B RECEIVE ; 0A; xint : B TRANSMIT ; 0C; trnt : B TREC ; 0E; txnt : B TTRANX ; 10; ; Setup the reset vector .ps 0A00h .entry START: *TMS320C50 Initialization* SETC INTM ; Temporarily disable all interrupts LDP #0 ; Set data page pointer to zero OPL #0834h, PMST ; Set up the PMST status and control register LACC #0 SAMM CWSR ; Set software wait state to 0 SAMM PDWSR ; *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; FO=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin			-		; End sample data location
rint: B RECEIVE; OA; xint: B TRANSMIT; OC; trnt: B TREC; OE; txnt: B TTRANX; 10; ; Setup the reset vector	; Set up			h	· Carial parta interrupta
xint: B TRANSMIT; OC; trnt: B TREC; OE; txnt: B TTRANX; 10; ; Setup the reset vector	rint .				
trnt: B TREC; 0E; txnt: B TTRANX; 10; ; Setup the reset vector .ps 0A00h .entry START: *TMS320C50 Initialization* SETC INTM; Temporarily disable all interrupts LDP #0; Set data page pointer to zero OPL #0834h, PMST; Set up the PMST status and control register LACC #0 SAMM CWSR; Set software wait state to 0 SAMM PDWSR; *Configure Serial Port* SPLK #0028h, TSPC; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin			TDAN	IVE	
txnt : B TTRANX ; 10; ; Setup the reset vector .ps 0A00h .entry START: *TMS320C50 Initialization* SETC INTM ; Temporarily disable all interrupts LDP #0 ; Set data page pointer to zero OPL #0834h, PMST ; Set up the PMST status and control register LACC #0 SAMM CWSR ; Set software wait state to 0 SAMM PDWSR ; *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin					
; Setup the reset vector .ps 0A00h .entry START: *TMS320C50 Initialization* SETC INTM ; Temporarily disable all interrupts LDP #0 ; Set data page pointer to zero OPL #0834h, PMST ; Set up the PMST status and control register LACC #0 SAMM CWSR ; Set software wait state to 0 SAMM PDWSR ; *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin		_			
.ps 0A00h .entry START: *TMS320C50 Initialization* SETC INTM ; Temporarily disable all interrupts LDP #0 ; Set data page pointer to zero OPL #0834h, PMST ; Set up the PMST status and control register LACC #0 SAMM CWSR ; Set software wait state to 0 SAMM PDWSR ; *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin		_		14/1	, 10,
.entry START: *TMS320C50 Initialization* SETC INTM ; Temporarily disable all interrupts LDP #0 ; Set data page pointer to zero OPL #0834h, PMST ; Set up the PMST status and control register LACC #0 SAMM CWSR ; Set software wait state to 0 SAMM PDWSR ; *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin			00101		
TMS320C50 Initialization SETC INTM ; Temporarily disable all interrupts LDP #0 ; Set data page pointer to zero OPL #0834h, PMST ; Set up the PMST status and control register LACC #0 SAMM CWSR ; Set software wait state to 0 SAMM PDWSR ; *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin		0011			
TMS320C50 Initialization SETC INTM ; Temporarily disable all interrupts LDP #0 ; Set data page pointer to zero OPL #0834h, PMST ; Set up the PMST status and control register LACC #0 SAMM CWSR ; Set software wait state to 0 SAMM PDWSR ; *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin					
SETC INTM LDP #0 COPL #0834h, PMST LACC #0 SAMM CWSR SAMM PDWSR *Configure Serial Port* SPLK #0028h, TSPC DLB=0 Not loop back FO=0 16 Bits FSM=1 Burst Mode MCM=0 CLKR is generated externally TXM=1 FSX as output pin	*TMC220	OEO Initialia	zotion?	·	
LDP #0 ; Set data page pointer to zero OPL #0834h, PMST ; Set up the PMST status and control register LACC #0 SAMM CWSR ; Set software wait state to 0 *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin			Zalion		arily diaable all interrupte
OPL #0834h, PMST; Set up the PMST status and control register LACC #0 SAMM CWSR; Set software wait state to 0; *Configure Serial Port* SPLK #0028h, TSPC; Set TDM Serial Port; TDM = 0 Stand Alone mode; DLB=0 Not loop back; F0=0 16 Bits; FSM=1 Burst Mode; MCM=0 CLKR is generated externally; TXM=1 FSX as output pin					
LACC #0 SAMM CWSR SAMM PDWSR *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin			NICT		
SAMM CWSR SAMM PDWSR *Configure Serial Port* SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin	-	,	IVIOI	, Set up t	THE FINIST Status and Control register
Configure Serial Port SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin		•		· Sat coft	ware wait state to 0
Configure Serial Port SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin					wate wait state to o
SPLK #0028h, TSPC ; Set TDM Serial Port ; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin				,	
; TDM = 0 Stand Alone mode ; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin				0 . TD1	40 : 10 .
; DLB=0 Not loop back ; F0=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin	SPLK	#0028n, I	SPC		
; FO=0 16 Bits ; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin					
; FSM=1 Burst Mode ; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin				; DLB=0 I	NOT 100P DACK
; MCM=0 CLKR is generated externally ; TXM=1 FSX as output pin				*	
; TXM=1 FSX as output pin				, -	
; Put serial port into reset					
; (XRST=RRST=0)					
SPLK #00E8h, TSPC ; Take Serial Port out of reset	SPI K	#00F8h T	SPC		
; (XRST=RRST=1)	OI LIK	" 30LOII, I	01 0		
SPLK #0FFFFh, IFR ; Clear all the pending interrupts	SPLK	#0FFFFh,	IFR		


; Halts the running CPU




LTC1404 Interface to the ADSP2181's SPORTO (Frame Sync is Generated from RFS0)




Logic Analyzer Waveforms Show 1.67 μ s Throughput Rate (Input Voltage = 1.604V, Output Code = 0110 0100 0100 = 1604₁₀)



Data from the LTC1404 (Normal Mode)



Data Stored in the ADSP2181's Memory (Normal Mode, SLEN = D)



04 TA05d

LINEAR TECHNOLOGY

ADSP2181 Code for Circuit

THIS PROGRAM DEMONSTRATES THE LTC1404 INTERFACE TO THE ADSP-2181. FRAME SYNC PULSE IS GENERATED FROM RFS. DATA SHIFT CLOCK IS EXTERNALLY GENERATED.

```
/*Section 1: Initialization*/
.module/ram/abs = 0 adspltc; /*define the program module*/
                         /*jump over interrupt vectors*/
   jump start;
   nop; nop; nop;
   rti; rti; rti; rti;
                         /*code vectors here upon IRQ2 int*/
   rti; rti; rti; rti;
                         /*code vectors here upon IRQL1 int*/
   rti; rti; rti; rti;
                         /*code vectors here upon IRQL0 int*/
   rti; rti; rti; rti;
                         /*code vectors here upon SPORTO TX int*/
                         /*Section 5*/
   ax0 = rx0;
   dm (0x2000) = ax0; /*begin of SPORT0 receive interrupt*/
                         /*end of SPORT0 receive interrupt*/
   rti; rti; rti; rti;
                         /*code vectors here upon /IRQE int*/
   rti: rti: rti: rti:
                         /*code vectors here upon BDMA interrupt*/
   rti: rti: rti: rti:
                         /*code vectors here upon SPORT1 TX (IRQ1) int*/
                         /*code vectors here upon SPORT1 RX (IRQ0) int*/
   rti; rti; rti; rti;
                         /*code vectors here upon TIMER int*/
   rti; rti; rti; rti;
   rti; rti; rti; rti;
                         /*code vectors here upon POWER DOWN int*/
/*Section 2: Configure SPORTO*/
start:
/*to configure SPORT0 control reg*/
                         /*SPORTO address = 0X3FF6*/
                         /*RFS is used for frame sync generation*/
                         /*RFS is internal, TFS is not used*/
                         /*bit 0-3 = Slen*/
                         /*F = 15 = 1111*/
                         /*E = 14 = 1110*/
                         /*D = 13 = 1101*/
                         /*bit 4,5 data type right justified zero filled MSB*/
                         /*bit 6 INVRFS = 0*/
                         /*bit 7 INVTFS = 0*/
                         /*bit 8 IRFS=1 receive internal frame sync*/
                         /*bit 9,10,11 are for TFS (don't care) */
                         /*bit 12 RFSW=0 receive is Normal mode*/
                         /*bit 13 RTFS=1 receive is framed mode*/
                         /*bit 14 ISCLK=0 SCLK is external */
                         /*bit 15 multichannel mode = 0*/
```

/*normal mode, bit 12=0*/

/*if alternate mode bit 12=1, ax0=0x3F0E*/


```
/*Section 3: configure CLKDIV and RFSDIV, setup interrupts*/
/*Using an external clock source=9.6MHz*/
/*Does not need to configure CLKDIV*/
/*to Configure RFSDIV*/
   ax0 = 15:
                        /*set the RFSDIV reg = 15*/
                        /*=> the frame sync pulse for every 16 SCLK*/
                        /*if frame sync pulse in every 15 SCLK, ax0=14*/
   dm(0x3FF4) = ax0;
/*to setup interrupt*/
                         /*clear any extraneous SPORT interrupts*/
   ifc= 0x0066;
   icntl= 0;
                        /*IRQXB = level sensitivity*/
                        /*disable nesting interrupt*/
                        /*bit 0 = timer int = 0*/
   imask= 0x0020;
                        /*bit 1 = SPORT1 or IRQ0B int = 0*/
                        /*bit 2 = SPORT1 or IRQ1B int = 0*/
                        /*bit 3 = BDMA int = 0*/
                        /*bit 4 = IRQEB int = 0*/
                        /*bit 5 = SPORT0 receive int = 1*/
                        /*bit 6 = SPORT0 transmit int = 0*/
                        /*bit 7 = IRQ2B int = 0*/
                        /*enable SPORT0 receive interrupt*/
/*Section 4: Configure System Control Register and Start Communication*/
/*to configure system control rea*/
   ax0 = dm(0x3FFF);
                           /*read the system control reg*/
   ay0 = 0xFFF0;
   ar = ax0 AND ay0;
                           /*set wait state to zero*/
   av0 = 0x1000:
   ar = ar OR av0:
                           /*bit 12 = 1, enable SPORTO*/
   dm(0x3FFF) = ar;
/*frame sync pulse regenerated automatically*/
   cntr = 5000;
do waitloop until ce;
   nop:
   nop;
   nop;
   nop;
   nop;
   nop;
waitloop: nop;
   rts;
.endmod:
```



ax0 = 0x2F0D;

dm (0x3FF6) = ax0;


Quick Look Circuit for Converting Data to Parallel Format



PACKAGE DESCRIPTION

S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610)



(0.355 – 0.483) TYP

1. DIMENSIONS IN (MILLIMETERS)

NOTE:

2. DRAWING NOT TO SCALE 3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

(0.406 - 1.270)

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

S08 0303

(1.270)

BSC

