

TECHNOLOGY Ultra-Low Power RS485 Low EMI Transceiver with Shutdown

FEATURES

- Low Power: I_{CC} = 120µA Max with Driver Disabled
- I_{CC} = 500μA Max with Driver Enabled, No Load
- 1μA Quiescent Current in Shutdown Mode
- Controlled Slew Rate Driver for Reduced EMI
- Single 5V Supply
- Drivers/Receivers Have ±10kV ESD Protection
- -7V to 12V Common-Mode Range Permits ±7V Ground Difference Between Devices on the Data Line
- Thermal Shutdown Protection
- Power Up/Down Glitch-Free Driver Outputs Permit Live Insertion or Removal of Transceiver
- Driver Maintains High Impedance in Three-State or with the Power Off
- Up to 32 Transceivers on the Bus
- Pin Compatible with the LTC485

APPLICATIONS

- Battery-Powered RS485/RS422 Applications
- Low Power RS485/RS422 Transceiver
- Level Translator

DESCRIPTION


The LTC[®]1483 is an ultra-low power differential line transceiver designed for data transmission standard RS485 applications with extended common-mode range (-7V to 12V). It will also meet the requirements of RS422. The LTC1483 features output drivers with controlled slew rate, decreasing the EMI radiated from the RS485 lines, and improving signal fidelity with misterminated lines. The CMOS design offers significant power savings over its bipolar counterparts without sacrificing ruggedness against overload or ESD damage. Typical quiescent current is only 80μ A while operating and less than 1μ A in shutdown.

The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common-mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state. The receiver has a fail-safe feature which guarantees a high output state when the inputs are left open. I/O pins are protected against multiple ESD strikes of over ± 10 kV.

The LTC1483 is fully specified over the commercial and extended industrial temperature range and is available in 8-pin DIP and SO packages.

T, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION





sn1483 1483fs


1483 TA02

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage (V _{CC}) 12V
Control Input Voltage0.5V to V _{CC} + 0.5V
Driver Input Voltage0.5V to V _{CC} + 0.5V
Driver Output Voltage ±14V
Receiver Input Voltage ±14V
Receiver Output Voltage $-0.5V$ to V _{CC} + 0.5V
Operating Temperature Range
LTC1483C $0^{\circ}C \le T_A \le 70^{\circ}C$
$LTC1483I\dots -40^{\circ}C \le T_A \le 85^{\circ}C$
Storage Temperature Range –65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS $V_{CC} = 5V$, (Notes 2, 3) unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{OD1}	Differential Driver Output Voltage (Unloaded)	I ₀ = 0				5	V
V _{0D2}	Differential Driver Output Voltage (with Load)	R = 50Ω (RS422) R = 27Ω (RS485), Figure 1	•	2 1.5		5	V V
ΔV_{OD}	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	$R=27\Omega$ or $R=50\Omega,$ Figure 1	•			0.2	V
V _{OC}	Driver Common-Mode Output Voltage	$R = 27\Omega$ or $R = 50\Omega$, Figure 1	•			3	V
$\Delta V_{0C} $	Change in Magnitude of Driver Common-Mode Output Voltage for Complementary Output States	$R=27\Omega$ or $R=50\Omega,$ Figure 1	•			0.2	V
V _{IH}	Input High Voltage	DE, DI, RE	•	2			V
V _{IL}	Input Low Voltage	DE, DI, RE	•			0.8	V
I _{IN1}	Input Current	DE, DI, RE	•			±2	μA
I _{IN2}	Input Current (A, B)	$ \begin{array}{l} {\sf DE} = 0, {\sf V}_{CC} = 0{\sf V} \mbox{ or } 5.25{\sf V}, {\sf V}_{IN} = 12{\sf V} \\ {\sf DE} = 0, {\sf V}_{CC} = 0{\sf V} \mbox{ or } 5.25{\sf V}, {\sf V}_{IN} = -7{\sf V} \end{array} $	•			1.0 -0.8	mA mA
V _{TH}	Differential Input Threshold Voltage for Receiver	$-7V \le V_{CM} \le 12V$	•	-0.2		0.2	V
ΔV_{TH}	Receiver Input Hysteresis	$V_{CM} = 0V$	•		45		mV
V _{OH}	Receiver Output High Voltage	$I_0 = -4mA, V_{ID} = 200mV$	•	3.5			V
V _{OL}	Receiver Output Low Voltage	$I_0 = 4mA, V_{ID} = -200mV$	•			0.4	V
I _{OZR}	Three-State (High Impedance) Output Current at Receiver	$V_{CC} = Max, 0.4V \le V_0 \le 2.4V$	•			±1	μA
R _{IN}	Receiver Input Resistance	$-7V \le V_{CM} \le 12V$	•	12	25		kΩ
I _{CC}	Supply Current	No Load, Output Enabled No Load, Output Disabled	•		300 80	500 120	μΑ μΑ
I _{SHDN}	Supply Current in Shutdown Mode	$DE = 0, \overline{RE} = V_{CC}$			1	10	μA
I _{OSD1}	Driver Short-Circuit Current, V _{OUT} = HIGH	$-7V \le V_0 \le 12V$	•	35		250	mA
I _{OSD2}	Driver Short-Circuit Current, V _{OUT} = LOW	$-7V \le V_0 \le 12V$	•	35		250	mA
I _{OSR}	Receiver Short-Circuit Current	$0V \le V_0 \le V_{CC}$	•	7		85	mA

sn1483 1483fs



SWITCHING CHARACTERISTICS $V_{CC} = 5V$, (Notes 2, 3) unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	LTC1483 TYP	МАХ	UNITS
t _{PLH}	Driver Input to Output	$R_{DIFF} = 54\Omega, C_{L1} = C_{L2} = 100 pF,$	150		1200	ns
t _{PHL}	Driver Input to Output	(Figures 3, 5)	150		1200	ns
t _{SKEW}	Driver Output to Output			100	600	ns
t _r , t _f	Driver Rise or Fall Time		150		1200	ns
t _{ZH}	Driver Enable to Output High	C _L = 100pF (Figures 4, 6), S2 Closed	100		1500	ns
t _{ZL}	Driver Enable to Output Low	C _L = 100pF (Figures 4, 6), S1 Closed	100		1500	ns
t _{LZ}	Driver Disable Time from Low	C _L = 15pF (Figures 4, 6), S1 Closed	150		1500	ns
t _{HZ}	Driver Disable Time from High	C _L = 15pF (Figures 4, 6), S2 Closed	150		1500	ns
t _{PLH}	Receiver Input to Output	$R_{DIFF} = 54\Omega, C_{L1} = C_{L2} = 100 pF,$	30	140	200	ns
t _{PHL}	Receiver Input to Output	(Figures 3, 7)	30	140	200	ns
t _{SKD}	t _{PLH} – t _{PHL} Differential Receiver Skew			13		ns
t _{ZL}	Receiver Enable to Output Low	C _{RL} = 15pF (Figures 2, 8), S1 Closed		20	50	ns
t _{ZH}	Receiver Enable to Output High	C _{RL} = 15pF (Figures 2, 8), S2 Closed		20	50	ns
t _{LZ}	Receiver Disable from Low	C _{RL} = 15pF (Figures 2, 8), S1 Closed		20	50	ns
t _{HZ}	Receiver Disable from High	C _{RL} = 15pF (Figures 2, 8), S2 Closed		20	50	ns
f _{MAX}	Maximum Data Rate		250			kbits/s
t _{SHDN}	Time to Shutdown	$DE = 0, \overline{RE} = \bot$	50	200	600	ns
t _{ZH(SHDN)}	Driver Enable from Shutdown to Output High	C _L = 100pF (Figures 4, 6), S2 Closed			2000	ns
t _{ZL(SHDN)}	Driver Enable from Shutdown to Output Low	C _L = 100pF (Figures 4, 6), S1 Closed			2000	ns
t _{ZH(SHDN)}	Receiver Enable from Shutdown to Output High	C _L = 15pF (Figures 2, 8), S2 Closed			3500	ns
t _{ZL(SHDN)}	Receiver Enable from Shutdown to Output Low	C _L = 15pF (Figures 2, 8), S1 Closed			3500	ns


The ${\ensuremath{\bullet}}$ denotes specifications which apply over the full operating temperature range.


Note 1: Absolute maximum ratings are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive; all currents out ot device pins are negative. All voltages are referenced to device ground unless otherwise specified.


Note 3: All typicals are given for $V_{CC} = 5V$ and $T_A = 25^{\circ}C$.

TYPICAL PERFORMANCE CHARACTERISTICS






Driver Differential Output Voltage vs Output Current



sn1483^{1483,603}



TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

R0 (Pin 1): Receiver Output. If the receiver output is enabled (\overline{RE} low), then if A > B by 200mV, RO will be high. If A < B by 200mV, then RO will be low.

RE (**Pin 2**): Receiver Output Enable. A low enables the receiver output, RO. A high input forces the receiver output into a high impedance state.

DE (Pin 3): Driver Outputs Enable. A high on DE enables the driver output. A, B and the chip will function as a line driver. A low input will force the driver outputs into a high impedance state and the chip will function as a line receiver. If \overline{RE} is high and DE is low, the part will enter a low power (1µA) shutdown state. **DI (Pin 4):** Driver Input. If the driver outputs are enabled (DE high) then a low on DI forces the outputs A low and B high. A high on DI with the driver outputs enabled will force A high and B low.

GND (Pin 5): Ground.

A (Pin 6): Driver Output/Receiver Input.

B (Pin 7): Driver Output/Receiver Input.

 V_{CC} (Pin 8): Positive Supply. 4.75V < V_{CC} < 5.25V.

FUNCTION TABLES

LTC1483 Transmitting

	INPUTS			PUTS
RE	DE	DI	В	A
Х	1	1	0	1
Х	1	0	1	0
0	0	Х	Z	Z
1	0	Х	Z*	Z*

*Shutdown mode for LTC1483

LTC1483 Receiving

INPUTS			OUTPUTS
RE	DE	A – B	RO
0	0	≥0.2V	1
0	0	≤-0.2V	0
0	0	Inputs Open	1
1	0	Х	Ζ*

*Shutdown mode for LTC1483

sn1483 1483fs



TEST CIRCUITS




Figure 1. Driver DC Test Load




Figure 3. Driver/Receiver Timing Test Circuit




Figure 2. Receiver Timing Test Load





Figure 4. Driver Timing Test Load

SWITCHING TIME WAVEFORMS










Figure 8. Receiver Enable and Disable Times

APPLICATIONS INFORMATION

SWITCHING TIME WAVEFORMS

Basic Theory of Operation

Traditionally RS485 transceivers have been designed using bipolar technology because the common-mode range of the device must extend beyond the supplies and the device must be immune to ESD damage and latch-up. Unfortunately, most bipolar devices draw a large amount of supply current, which is unacceptable for the numerous applications that require low power consumption. The LTC1483 is a CMOS RS485/RS422 transceiver which features ultra-low power consumption without sacrificing ESD and latch-up immunity.

The LTC1483 uses a proprietary driver output stage, which allows a common-mode range that extends beyond the power supplies while virtually eliminating latch-up and providing excellent ESD protection. Figure 9 shows the LTC1483 output stage while Figure 10 shows a conventional CMOS output stage.

When the conventional CMOS output stage of Figure 10 enters a high impedance state, both the P-channel (P1) and the N-channel (N1) are turned off. If the output is then driven above V_{CC} or below ground, the P+/N-well diode

(D1) or the N+/P-substrate diode (D2) respectively will turn on and clamp the output to the supply. Thus, the output stage is no longer in a high impedance state and is not able to meet the RS485 common-mode range requirement. In addition, the large amount of current flowing through either diode will induce the well-known CMOS latch-up condition, which could destroy the device.




Figure 9. LTC1483 Output Stage

Figure 10. Conventional CMOS Output Stage



APPLICATIONS INFORMATION

The LTC1483 output stage of Figure 9 eliminates these problems by adding two Schottky diodes, SD3 and SD4. The Schottky diodes are fabricated by a proprietary modification to the standard N-well CMOS process. When the output stage is operating normally, the Schottky diodes are forward biased and have a small voltage drop across them. When the output is in the high impedance state and is driven above V_{CC} or below ground, the parasitic diode D1 or D2 still turns on, but SD3 or SD4 will reverse bias and prevent current from flowing into the N-well or the substrate. Thus the high impedance state is maintained even with the output voltage beyond the supplies. With no minority carrier current flowing into the N-well or substrate, latch-up is virtually eliminated under power-up or power-down conditions.

The LTC1483 output stage will maintain a high impedance state until the breakdown of the N-channel or P-channel is reached when going positive or negative respectively. The output will be clamped to either V_{CC} or ground by a Zener voltage plus a Schottky diode drop, but this voltage is well beyond the RS485 operating range. An ESD cell protects output against multiple ± 10 kV human body model ESD strikes. Because the ESD injected current in the N-well or substrate consists of majority carriers, latch-up is prevented by careful layout techniques.

Slew Rate

The LTC1483 is designed for systems that are sensitive to electromagnetic radiation. The part features a slew rate limited driver that reduces high frequency electromagnetic emissions, while improving signal fidelity by reducing reflections due to misterminated cables. Figures 11 and 12 show the spectrum of the signal at the driver output for a standard slew rate RS485 driver and the slew rate limited LTC1483. The LTC1483 shows significant reduction of the high frequency harmonics. Because the driver is slew rate limited, the maximum operating frequency is limited to 250kbits/s.

Low Power Operation

The LTC1483 is designed to operate with a quiescent current of $120\mu A$ max. With the driver in three-state I_{CC} will




Figure 11. Typical RS485 Driver Output Spectrum Transmitting at 150kHz




Figure 12. Slew Rate Limited LTC1483 Driver Output Spectrum Transmitting at 150kHz

drop to this 120μ A level. With the driver enabled there will be additional current drawn by the internal 12k resistor. Under normal operating conditions this additional current is overshadowed by the current drawn by the external bus impedance.

