LTC1693

1

- **Dual MOSFET Drivers in SO-8 Package or Single MOSFET Driver in MSOP Package**
- 1GQ Electrical Isolation Between the Dual Drivers Permits High/Low Side Gate Drive
- **1.5A Peak Output Current**
- 16ns Rise/Fall Times at V_{CC} = 12V, C_L = 1nF
- \blacksquare Wide V_{CC} Range: 4.5V to 13.2V
- CMOS Compatible Inputs with Hysteresis, Input Thresholds are Independent of V_{CC}
- **Driver Input Can Be Driven Above V_{CC}**
- Undervoltage Lockout
- Thermal Shutdown

APPLICATIONS

- Power Supplies
- High/Low Side Drivers
- Motor/Relay Control
- Line Drivers
- Charge Pumps

High Speed Single/Dual N-Channel MOSFET Drivers

DESCRIPTIO ^U FEATURES

The LTC® 1693 family drives power N-channel MOSFETs at high speed. The 1.5A peak output current reduces switching losses in MOSFETs with high gate capacitance.

The LTC1693-1 contains two noninverting drivers while the LTC1693-2 contains one noninverting and one inverting driver. These dual drivers are electrically isolated and independent. The LTC1693-3 is a single driver with an output polarity select pin.

All MOSFET drivers offer V_{CC} independent CMOS input thresholds with 1.2V of typical hysteresis. They can levelshift the input logic signal up or down to the rail-to-rail V_{CC} drive for the external MOSFET.

The LTC1693 contains an undervoltage lockout circuit and a thermal shutdown circuit that disable the external N-channel MOSFET gate drive when activated.

The LTC1693-1 and LTC1693-2 come in an 8-lead SO package. The LTC1693-3 comes in an 8-lead MSOP package.

 $\overline{\mathcal{I}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION U

Two Transistor Forward Converter

ABSOLUTE MAXIMUM RATINGS (Note 1)

PACKAGE/ORDER INFORMATION

Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS The ● **denotes specifications which apply over the full operating** temperature range, otherwise specifications are at T_A = 25°C. V_{CC} = 12V, unless otherwise noted.

ELECTRICAL CHARACTERISTICS The ● **denotes specifications which apply over the full operating**

temperature range, otherwise specifications are at T_A = 25°C. V_{CC} = 12V, unless otherwise noted.

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Supply current is the total current for both drivers. **Note 3:** Only the LTC1693-3 has a PHASE pin.

Note 4: All AC timing specificatons are guaranteed by design and are not production tested.

Note 5: Only applies to the LTC1693-1 and LTC1693-2.

TYPICAL PERFORMANCE CHARACTERISTICS

IN Threshold Voltage

IN Threshold Hysteresis vs Temperature

TYPICAL PERFORMANCE CHARACTERISTICS

TYPICAL PERFORMANCE CHARACTERISTICS

Thermal Derating Curves

PIN FUNCTIONS

SO-8 Package (LTC1693-1, LTC1693-2)

IN1, IN2 (Pins 1, 3): Driver Inputs. The inputs have V_{CC} independent thresholds with 1.2V typical hysteresis to improve noise immunity.

GND1, GND2 (Pins 2, 4): Driver Grounds. Connect to a low impedance ground. The V_{CC} bypass capacitor should connect directly to this pin. The source of the external MOSFET should also connect directly to the ground pin. This minimizes the AC current path and improves signal integrity. The ground pins should not be tied together if isolation is required between the two drivers of the LTC1693-1 and the LTC1693-2.

OUT 1, OUT2 (Pins 5, 7): Driver Outputs. The LTC1693- 1's outputs are in phase with their respective inputs (IN1, IN2). The LTC1693-2's topside driver output (OUT1) is in phase with its input (IN1) and the bottom side driver's output (OUT2) is opposite in phase with respect to its input pin (IN2).

MSOP Package (LTC1693-3)

IN (Pin 1): Driver Input. The input has V_{CC} independent thresholds with hysteresis to improve noise immunity.

NC (Pins 2, 5, 6): No Connect.

PHASE (Pin 3): Output Polarity Select. Connect this pin to V_{CC} or leave it floating for noninverting operation. Ground this pin for inverting operation. The typical PHASE pin input current when pulled low is 20µA.

GND (Pin 4): Driver Ground. Connect to a low impedance ground. The V_{CC} bypass capacitor should connect directly to this pin. The source of the external MOSFET should also connect directly to the ground pin. This minimizes the AC current path and improves signal integrity.

OUT (Pin 7): Driver Output.

V_{CC} (Pin 8): Power Supply Input.

V_{CC1}, V_{CC2} (Pins 6, 8): Power Supply Inputs.

BLOCK DIAGRAMS

LTC1693-2 TOPSIDE NONINVERTING DRIVER AND BOTTOM SIDE INVERTING DRIVER

SINGLE DRIVER WITH POLARITY SELECT 1693 BD

TEST CIRCUITS

TIMING DIAGRAM

APPLICATIONS INFORMATION U W U U

Overview

The LTC1693 single and dual drivers allow 3V- or 5V-based digital circuits to drive power MOSFETs at high speeds. A power MOSFET's gate-charge loss increases with switching frequency and transition time. The LTC1693 is capable of driving a 1nF load with a 16ns rise and fall time using a V_{CC} of 12V. This eliminates the need for higher voltage supplies, such as 18V, to reduce the gate charge losses.

The LTC1693's 360µA quiescent current is an order of magnitude lower than most other drivers/buffers. This improves system efficiency in both standby and switching operation. Since a power MOSFET generally accounts for the majority of power loss in a converter, addition of the LT1693 to a high power converter design greatly improves efficiency, using very little board space.

The LTC1693-1 and LTC1693-2 are dual drivers that are electrically isolated. Each driver has independent operation from the other. Drivers may be used in different parts of a system, such as a circuit requiring a floating driver and the second driver being powered with respect to ground.

Input Stage

The LTC1693 employs 3V CMOS compatible input thresholds that allow a low voltage digital signal to drive standard power MOSFETs. The LTC1693 incorporates a 4V internal regulator to bias the input buffer. This allows the 3V CMOS compatible input thresholds (V_{IH} = 2.6V, V_{IL} = 1.4V) to be independent of variations in V_{CC} . The 1.2V hysteresis between V_{IH} and V_{IL} eliminates false triggering due to ground noise during switching transitions. The LTC1693's input buffer has a high input impedance and draws less than 10µA during standby.

Output Stage

The LTC1693's output stage is essentially a CMOS inverter, as shown by the P- and N-channel MOSFETs in Figure 1 (P1 and N1). The CMOS inverter swings rail-torail, giving maximum voltage drive to the load. This large voltage swing is important in driving external power MOSFETs, whose $R_{DS(ON)}$ is inversely proportional to its gate overdrive voltage $(V_{GS} - V_T)$.

Figure 1. Capacitance Seen by OUT During Switching

The LTC1693's output peak currents are 1.4A (P1) and 1.7A (N1) respectively. The N-channel MOSFET (N1) has higher current drive capability so it can discharge the power MOSFET's gate capacitance during high-to-low signal transitions. When the power MOSFET's gate is pulled low by the LTC1693, its drain voltage is pulled high by its load (e.g., a resistor or inductor). The slew rate of the drain voltage causes current to flow back to the MOSFETs gate through its gate-to-drain capacitance. If the MOSFET driver does not have sufficient sink current capability (low output impedance), the current through the power MOSFET's Miller capacitance (C_{GD}) can momentarily pull the gate high, turning the MOSFET back on.

Rise/Fall Time

Since the power MOSFET generally accounts for the majority of power lost in a converter, it's important to quickly turn it either fully "on" or "off" thereby minimizing the transition time in its linear region. The LTC1693 has rise and fall times on the order of 16ns, delivering about 1.4A to 1.7A of peak current to a 1nF load with a V_{CC} of only 12V.

The LTC1693's rise and fall times are determined by the peak current capabilities of P1 and N1. The predriver, shown in Figure 1 driving P1 and N1, uses an adaptive method to minimize cross-conduction currents. This is done with a 6ns nonoverlapping transition time. N1 is fully turned off before P1 is turned-on and vice-versa using this 6ns buffer time. This minimizes any cross-conduction currents while N1 and P1 are switching on and off yet is short enough to not prolong their rise and fall times.

APPLICATIONS INFORMATION U W U U

Driver Electrical Isolation

The LTC1693-1 and LTC1693-2 incorporate two individual drivers in a single package that can be separately connected to GND and V_{CC} connections. Figure 2 shows a circuit with an LTC1693-2, its top driver left floating while the bottom

Figure 2. Simplified LTC1693-2 Floating Driver Application

Figure 3. Simplified LTC1693-1 Application with Different Ground Potentials

driver is powered with respect to ground. Similarly Figure 3 shows a simplified circuit of a LTC1693-1 which is driving MOSFETs with different ground potentials. Because there is 1G Ω of isolation between these drivers in a single package, ground current on the secondary side will not recirculate to the primary side of the circuit.

Power Dissipation

To ensure proper operation and long term reliability, the LTC1693 must not operate beyond its maximum temperature rating. Package junction temperature can be calculated by:

 $T_{\rm J} = T_{\rm A} + \rm PD(\theta_{\rm JA})$

where:

 $T_{\rm J}$ = Junction Temperature

 T_A = Ambient Temperature

PD = Power Dissipation

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Power dissipation consists of standby and switching power losses:

 $PD = PSTDBY + PAC$

where:

PSTDBY = Standby Power Losses

PAC = AC Switching Losses

The LTC1693 consumes very little current during standby. This DC power loss per driver at V_{CC} = 12V is only $(360\mu A)(12V) = 4.32mW$.

AC switching losses are made up of the output capacitive load losses and the transition state losses. The capactive load losses are primarily due to the large AC currents needed to charge and discharge the load capacitance during switching. Load losses for the CMOS driver driving a pure capacitive load C_{OUT} will be:

Load Capacitive Power (C_{OUT}) = (C_{OUT})(f)(V_{CC})²

The power MOSFET's gate capacitance seen by the driver output varies with its V_{GS} voltage level during switching. A power MOSFET's capacitive load power dissipation can be calculated by its gate charge factor, Q_G . The Q_G value

APPLICATIONS INFORMATION U W U U

corresponding to MOSFET's V_{GS} value (V_{CC} in this case) can be readily obtained from the manafacturer's Q_{GS} vs V_{GS} curves:

Load Capacitive Power (MOS) = $(V_{CC})(Q_G)(f)$

Transition state power losses are due to both AC currents required to charge and discharge the drivers' internal nodal capacitances and cross-conduction currents in the internal gates.

UVLO and Thermal Shutdown

The LTC1693's UVLO detector disables the input buffer and pulls the output pin to ground if V_{CC} < 4V. The output remains off from V_{CC} = 1V to V_{CC} = 4V. This ensures that during start-up or improper supply voltage values, the LTC1693 will keep the output power MOSFET off.

The LTC1693 also has a thermal detector that similarly disables the input buffer and grounds the output pin if junction temperature exceeds 145°C. The thermal shutdown circuit has 20°C of hysteresis. This thermal limit helps to shut down the system should a fault condition occur.

Input Voltage Range

LTC1693's input pin is a high impedance node and essentially draws neligible input current. This simplifies the input drive circuitry required for the input.

The LTC1693 typically has 1.2V of hysteresis between its low and high input thresholds. This increases the driver's robustness against any ground bounce noises. However, care should still be taken to keep this pin from any noise pickup, especially in high frequency switching applications.

In applications where the input signal swings below the GND pin potential, the input pin voltage must be clamped to prevent the LTC1693's parastic substrate diode from turning on. This can be accomplished by connecting a series current limiting resistor R1 and a shunting Schottky diode D1 to the input pin (Figure 4). R1 ranges from 100Ω to 470Ω while D1 can be a BAT54 or 1N5818/9.

Bypassing and Grounding

LTC1693 requires proper V_{CC} bypassing and grounding due to its high speed switching (ns) and large AC currents (A). Careless component placement and PCB trace routing may cause excessive ringing and under/overshoot.

To obtain the optimum performance from the LTC1693:

A. Mount the bypass capacitors as close as possible to the V_{CC} and GND pins. The leads should be shortened as much as possible to reduce lead inductance. It is recommended to have a 0.1µF ceramic in parallel with a low ESR 4.7µF bypass capacitor.

For high voltage switching in an inductive environment, ensure that the bypass capacitors' V_{MAX} ratings are high enough to prevent breakdown. This is especially important for floating driver applications.

- B. Use a low inductance, low impedance ground plane to reduce any ground drop and stray capacitance. Remember that the LTC1693 switches 1.5A peak currents and any significant ground drop will degrade signal integrity.
- C. Plan the ground routing carefully. Know where the large load switching current is coming from and going to. Maintain separate ground return paths for the input pin and output pin. Terminate these two ground traces only at the GND pin of the driver (STAR network).
- D. Keep the copper trace between the driver output pin and the load short and wide.

SLIC Power Supply **SLIC Power Supply**

Negative-to-Positive Synchronous Boost Converter

Multiple Output Telecom Power Supply Multiple Output Telecom Power Supply

14

5V to 12V Boost Converter

100

Charge Pump Doubler

STARTED HIS LINE ARE

16

R1, C1 SET THE OSCILLATION FREQUENCY AT 150kHz AND THE DUTY CYCLE AT 35%

Charge Pump Inverter

R1, C1 SET THE OSCILLATION FREQUENCY AT 150kHz AND THE DUTY CYCLE AT 35%

Output Voltage Efficiency

COMPLITED

Charge Pump Tripler

R1, C1 SET THE OSCILLATION FREQUENCY AT 150kHz AND THE DUTY CYCLE AT 35%

Output Voltage Efficiency

PACKAGE DESCRIPTION U Dimensions in inches (millimeters) unless otherwise noted.

MS8 Package 8-Lead Plastic MSOP (LTC DWG # 05-08-1660)

 $0.118 \pm 0.004'$

PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)

DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH * SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

SO8 0996