

LTC2057/LTC2057HV

High Voltage, Low Noise Zero-Drift Operational Amplifier

- **E** Supply Voltage Range
	- ⁿ **4.75V to 36V (LTC2057)**
	- ⁿ **4.75V to 60V (LTC2057HV)**
- ⁿ **Offset Voltage: 4μV (Maximum)**
- ⁿ **Offset Voltage Drift: 0.015μV/°C (Maximum, –40°C to 125°C)**
- **n** Input Noise Voltage
	- **n** 200nV_{P-P}, DC to 10Hz (Typ)
	- ⁿ **11nV/√Hz, 1kHz (Typ)**
- Input Common Mode Range: V^- 0.1V to V^+ 1.5V
- Rail-to-Rail Output
- **Unity Gain Stable**
- Gain Bandwidth Product: 1.5MHz (Typ)
- Slew Rate: $0.45V/\mu s$ (Typ)
- A_{VOL}: 150dB (Typ)
PSBB: 160dB (Typ
- ⁿ PSRR: 160dB (Typ)
- \blacksquare CMRR: 150dB (Typ)
- \blacksquare Shutdown Mode

APPLICATIONS

- \blacksquare High Resolution Data Acquisition
- ⁿ Reference Buffering
- Test and Measurement
- Electronic Scales
- \blacksquare Thermocouple Amplifiers
- \blacksquare Strain Gauges
- Low-Side Current Sense
- Automotive Monitors and Control

Typical Application

Wide Input Range Precision Gain-of-100 Instrumentation Amplifier

FEATURES DESCRIPTION

The [LTC®2057](http://www.linear.com/LTC2057) is a high voltage, low noise, zero-drift operational amplifier that offers precision DC performance over a wide supply range of 4.75V to 36V or 4.75V to 60V for the LTC2057HV. Offset voltage and 1/f noise are suppressed, allowing this amplifier to achieve a maximum offset voltage of 4μV and a DC to 10Hz input noise voltage of $200nV_{P-P}$ (typ). The LTC2057's self-calibrating circuitry results inlowoffset voltagedriftwithtemperature, 0.015μV/°C (max), and zero-drift over time. The amplifier also features an excellent power supply rejection ratio (PSRR) of 160dB and a common mode rejection ratio (CMRR) of 150dB (typ).

The LTC2057 provides rail-to-rail output swing and an input common mode range that includes the V^- rail (V^- – 0.1V to $V^+ - 1.5V$). In addition to low offset and noise, this amplifier features a 1.5MHz (typ) gain-bandwidth product and a 0.45V/μs (typ) slew rate.

Wide supply range, combined with low noise, low offset, and excellent PSRR and CMRR make the LTC2057 and LTC2057HV well suited for high dynamic-range test, measurement, and instrumentation systems.

 σ , LT, LTC, LTM, Linear Technology, Over-The-Top, and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

Input Offset Voltage vs Supply Voltage

Absolute Maximum Ratings

(Note 1)

PIN CONFIGURATION

ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

(LTC2057/LTC2057HV) The l **denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. Unless otherwise noted, VS = ±2.5V; VCM = VOUT = 0V.** Electrical Characteristics

(LTC2057/LTC2057HV) The l **denotes the specifications which apply** Electrical Characteristics

over the full operating temperature range, otherwise specifications are at TA = 25°C. Unless otherwise noted, VS = ±15V; VCM = VOUT = 0V.

(LTC2057HV) The l **denotes the specifications which apply over the full** Electrical Characteristics

operating temperature range, otherwise specifications are at TA = 25°C. Unless otherwise noted, VS = ±30V; VCM = VOUT = 0V.

Electrical Characteristics

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC2057I/LTC2057HVI are guaranteed to meet specified performance from –40°C to 85°C. The LTC2057H/LTC2057HVH are guaranteed to meet specified performance from –40°C to 125°C.

Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurements of these voltage levels during automated testing. V_{OS} is measured to a limit determined by test equipment capability.

Note 4: These specifications are limited by automated test system capability. Leakage currents and thermocouple effects reduce test accuracy. For tighter specifications, please contact LTC Marketing.

Note 5: Minimum specifications for these parameters are limited by the capabilities of the automated test system, which has an accuracy of approximately 10 μ V for V_{OS} measurements. For reference, 10 μ V/60V is 136dB, 10µV/30V is 130dB, and 10µV/5V is 114dB.

Input Offset Voltage Drift Distribution

Input Offset Voltage vs Input Common Mode Voltage

Input Offset Voltage vs Input Common Mode Voltage

5 TYPICAL UNITS V_S = 30V $T\check{A} = 25^{\circ}C$

Input Offset Voltage Drift Distribution

Input Offset Voltage vs Input Common Mode Voltage

2057f

0 –5 –4 –3 –2

 V_{OS} (µV)
-1 \rightarrow 0 1

5

3 4

2

 V_{CM} (V)

5 10 15 20 25 30

2057 G08

Input Bias Current vs Input Common Mode Voltage

Drift TIME (HOURS) 1 –5 –4 –3 –2 $\frac{V_{OS}}{V_{OS}}$ ¹ 0 1 5 3 4 2 10 100 1000 2057 G10 40 TYPICAL UNITS $V_S = \pm 2.5V$

Input Bias Current vs Input Common Mode Voltage

Long-Term Input Offset Voltage

Input Bias Current vs Supply Voltage

0 –50 –40 –30 –20 –10 IB (pA) $\overline{0}$ 10

50

V_S = 30V, 60V ${\sf T}_{\sf A}$ = 25°C

 I_B (–IN), $V_S = 30V$

 I_B (+IN), $V_S = 30V$

30 40

20

 V_{CM} (V)

10 20 30 40 50 60

 I_B (–IN), $V_S = 60V$

 I_B (+IN), $V_S = 60V$

2057 G14

DC to 10Hz Voltage Noise DC to 10Hz Voltage Noise Input Voltage Noise Spectrum

vs Frequency Closed Loop Gain vs Frequency

80 150 70 120 PHASE 60 90 60 50 40 30 Щ GAIN (dB) 30 0 GAIN
VIII 20 –30 –60 10 –90 0 $V_S = \pm 30V$ –10 –120 $R_L = 1k\Omega$ Ш –20 –150 $C_L = 50pF$ –30 –180 $C_L = 200pF$ –40 –210 10k 100k 1M 10M FREQUENCY (Hz) 2057 G24

PHASE (

Supply Current vs Shutdown

Control Voltage

V_S = ±2.5V
SDCOM = ^{__}2.5V

Shutdown Supply Current vs Supply Voltage

Shutdown Pin Current vs Shutdown Pin Voltage

> $I_{\overline{\text{SD}}} - 50^{\circ}\text{C}$ ISDCOM –50°C $I_{\overline{SD}}$ 125°C \cdot Ispcom 125 \degree C

> > \overline{SD} – SDCOM (V)

 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5

2057 G38

 ≈ 0.6 (mA)

 $\pmb{0}$ 0 0.2 0.4

0.8

1.2 1.0

1.4

 \overline{SD} – SDCOM (V)

0.5 1 1.5 2 2.5 3 3.5 4 4.5 5

–40°C -55° C

т.

25°C 85°C 125°C 150°C

2057 G36

Supply Current vs Shutdown Control Voltage

No Phase Reversal 20 VIN V_{OUT} 15 10 5 VOLTAGE (V) VOLTAGE (V) 0 –5 –10 $A_V = +1$ $V_S = \pm 15V$ –15 $V_{IN} = \pm 16V$ R_{IN} = 1kΩ –20 2057 G40 0.2mS/DIV

2057f

0 –5

–3 –4

–2 –1 0

SHUTDOWN PIN CURRENT (µA)

SHUTDOWN PIN CURRENT (µA)

2 1

3

5 4

 $V_S = \pm 30V$ $SDCOM = 0V$

vs Load Current 100 $V_S = \pm 15V$ 10 1 $V^+ - V_{\text{OH}} (V)$ 150°C 0.1 125°C 85°C ΠT 10m НH $25°C$ 1m –40°C 7111 Ħ — 0.1m
0.001 0.01 0.1 1 10 100 ISOURCE (mA) 2057 G42

Output Voltage Swing High

Output Voltage Swing Low vs Load Current

Short-Circuit Current vs Temperature

Output Voltage Swing Low vs Load Current

Short-Circuit Current vs Temperature

Short-Circuit Current vs Temperature

2057f

Small Signal Response Small Signal Response Small Signal Response –2 –70 –50 –30 –10 10 30 50 V_{OUT} (mV) 70 –1 0 21 3 4 65 7 $C_1 = 200pF$ $V_S = \pm 2.5V$ $V_{IN} = \pm 50$ mV $A_V = +1$

TIME (µs)

Small Signal Overshoot vs Load Capacitance

 C_L (pF)

100 1000

–OS

+OS

2057 G56

2057 G53

Small Signal Overshoot vs Load Capacitance

LINEAR

Small Signal Overshoot vs Load Capacitance

10 0

10 15 20

25

OVERSHOOT (%)

DVERSHOOT (%)

35 30

40

 $V_S = \pm 2.5V$ $V_{IN} = 100$ mV $Ay = +1$

2057f

Output Overload Recovery Output Overload Recovery Output Overload Recovery TIME (µs) $-20 - 10 = 0$ $V_{\text{IN}}(V)$ -1 $\frac{1}{3}$ 0.5 –0.5 0 $\frac{1}{80}$ -3 –2 θ 10 20 30 40 50 60 70 2057 G61 V_{IN} $V_S = \pm 2.5V$ $A_V = -100$ $R_F = 10k\Omega$ $C_L = 100pF$ V_{OUT} VIN (V)

THINEAR

Output Overload Recovery Output Overload Recovery

LTC2057/LTC2057HV

Pin Functions

MS8 and S8/DD8

SD (Pin 1/Pin 1): Shutdown Control Pin. **–IN (Pin 2/Pin 2):** Inverting Input. **+IN (Pin 3/Pin 3):** Non-Inverting Input. **V– (Pin 4/Pin 4, 9):** Negative Power Supply.

MS10

GRD (Pin 1): Guard Ring. No Internal Connection. **–IN (Pin 2):** Inverting Input. **+IN (Pin 3):** Non-Inverting Input. **GRD (Pin 4):** Guard Ring. No Internal Connection.

V– (Pin 5): Negative Power Supply.

SDCOM (Pin 8/Pin 8): Reference Voltage for SD. **V+ (Pin 7/Pin 7):** Positive Power Supply. **OUT (Pin 6/Pin 6):** Amplifier Output **NC (Pin 5/Pin 5):** No Internal Connection.

SD (Pin 10): Shutdown Control Pin. **SDCOM (Pin 9):** Reference Voltage for SD. **V+ (Pin 8):** Positive Power Supply. **NC (Pin 7):** No Internal Connection. **OUT (Pin 6):** Amplifier Output.

Block Diagrams

Shutdown Circuit

Input Voltage Noise

Chopper stabilizedamplifiers like theLTC2057achieve low offset and 1/f noise by heterodyning DC and flicker noise to higher frequencies. In a classical chopper stabilized amplifier, this process results in idle tones at the chopping frequency and its odd harmonics.

The LTC2057 utilizes circuitry to suppress these spurious artifacts to well below the offset voltage. The typical ripple magnitude at 100kHz is much less than $1\mu V_{RMS}$.

The voltage noise spectrum of the LTC2057 is shown in Figure 1. If lower noise is required, consider one of the following circuits from the Typical Applications section: "DC Stabilized, Ultralow Noise Amplifier" or "Paralleling CO Stabilized, Othalow Noise Amplifier of Taraffeling It is important to note that the current noise is not equal
Choppers to Improve Noise."
And It is important to note that the current noise is not equal

Figure 1. Input Voltage Noise Spectrum

Input Current Noise

For applications with high source impedances, input current noise can be a significant contributor to total output noise. For this reason, it is important to consider noise current interaction with circuit elements placed at an amplifier's inputs.

The current noise spectrum of the LTC2057 is shown in Figure 2. The characteristic curve shows no 1/f behavior. As with all zero-drift amplifiers, there is a significant current noise component at the offset-nulling frequency. This phenomenonisdiscussedinthe InputBiasCurrentsection.

Figure 2. Input Current Noise Spectrum

to 2_0I_B . This formula is relevant for base current in bipolar transistors and diode currents, but for most chopper and auto-zero amplifiers with switched inputs, the dominant current noise mechanism is not shot noise.

Input Bias Current

As illustrated in Figure 3, the LTC2057's input bias current originates from two distinct mechanisms. Below 75°C, input bias current is nearly constant with temperature, and is caused by charge injection from the clocked input switches used in offset correction.

Figure 3. Input Bias Current vs Temperature

The DC average of injection current is the specified input bias current, but this current has a frequency component at the chopping frequency as well. When these small current pulses, typically about $0.7nA_{RMS}$, interact with source impedances or gain setting resistors, the resulting voltage spikes are amplified by the closed loop gain. For high impedances, this may cause the 100kHz chopping frequency to be visible in the output spectrum, which is a phenomenon known as clock feed-through.

For zero-drift amplifiers, clock feed-through will be proportional to source impedance and the magnitude of injection current, a measure of which is I_B at 25 \degree C. In order to minimize clock feed-through, keep gain-setting resistors and source impedances as low as possible. If high impedances are required, place a capacitor across the feedback resistor to limit the bandwidth of the closed loop gain. Doing so will effectively filter out the clock feed-through signal.

Injection currents from the two inputs are of equal magnitude but opposite direction. Therefore, input bias current effects due to injection currents will not be canceled by placing matched impedances at both inputs.

Above 75°C, leakage of the ESD protection diodes begins to dominate the input bias current and continues to increase exponentially at elevated temperatures. Unlike injection current, leakage currents are in the same direction for both inputs. Therefore, the output error due to leakage currents can be mitigated by matching the source impedances seen by the two inputs.

Thermocouple Effects

In order to achieve accuracy on the microvolt level, thermocouple effects must be considered. Any connection of dissimilar metals forms a thermoelectric junction and generates a small temperature-dependent voltage. Also known as the Seebeck Effect, these thermal EMFs can be the dominant error source in low-drift circuits.

Connectors, switches, relay contacts, sockets, resistors, and solder are all candidates for significant thermal EMF generation. Even junctions of copper wire from different manufacturers can generate thermal EMFs of 200nV/°C, which is over 13 times the maximum drift specification of the LTC2057. Figures 4 and 5 illustrate the potential magnitude of these voltages and their sensitivity to temperature.

In order to minimize thermocouple-induced errors, attention must be given to circuit board layout and component selection. It is good practice to minimize the number of junctions in the amplifier's input signal path and avoid connectors, sockets, switches, and relays whenever possible. If such components are required, they should be selected for low thermal EMF characteristics. Furthermore, the number, type, and layout of junctions should be matched for both inputs with respect to thermal gradients on the circuit board. Doing so may involve deliberately introducing dummy junctions to offset unavoidable junctions.

Figure 4. Thermal EMF Generated by Two Copper Wires

Figure 5. Solder-Copper Thermal EMFs

CUT SLOTS IN PCB FOR THERMAL ISOLATION.

** INTRODUCE DUMMY JUNCTIONS AND COMPONENTS TO OFFSET UNAVOIDABLE JUNCTIONS OR CANCEL THERMAL EMFS.

† ALIGN INPUTS SYMMETRICALLY WITH RESPECT TO THERMAL GRADIENTS.

‡ INTRODUCE DUMMY TRACES AND COMPONENTS FOR SYMMETRICAL THERMAL HEAT SINKING.

§ LOADS AND FEEDBACK CAN DISSIPATE POWER AND GENERATE THERMAL GRADIENTS. BE AWA

§ LOADS AND FEEDBACK CAN DISSIPATE POWER AND GENERATE THERMAL GRADIENTS. BE AWARE OF THEIR THERMAL EFFECTS.

COVER CIRCUIT TO PREVENT AIR CURRENTS FROM CREATING THERMAL GRADIENTS.

Figure 6. Techniques for Minimizing Thermocouple-Induced Errors

Figure 7a. Example Layout of Non-Inverting Amplifier with Leakage Guard Ring

Air currents can also lead to thermal gradients and cause significant noise in measurement systems. It is important to prevent airflow across sensitive circuits. Doing so will often reduce thermocouple noise substantially.

A summary of techniques can be found in Figure 6.

Leakage Effects

Leakage currents into high impedance signal nodes can easily degrade measurement accuracy of sub-nanoamp signals. High voltage and high temperature applications are especially susceptible to these issues. Quality insulation materials should be used, and insulating surfaces should be cleaned to remove fluxes and other residues. For humid environments, surface coating may be necessary to provide a moisture barrier.

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential very close to that of the inputs. The ring must be tied to a low impedance node. For inverting configurations, the guard ring should be tied to the potential of the positive input (+IN). For non-inverting configurations, the guard ring should be tied to the potential of the negative input $(-IN)$. In order for this technique to be effective, the guard ring must not be covered by solder mask. Ringing both sides of the printed circuit board may be required. See Figures 7a and 7b for examples of proper layout.

For low-leakage applications, the LTC2057 is available in an MS10 package with a special pinout that facilitates the layout of guard ring structures. The pins adjacent to the inputs have no internal connection, allowing a guard ring to be routed through them.

Figure 7b. Example Layout of Inverting Amplifier with Leakage Guard Ring

Power Dissipation

Since the LTC2057/LTC2057HV is capable of operating at >30V total supply, care should be taken with respect to power dissipation in the amplifier. When driving heavy loads at high voltages, use the θ_{JA} of the package to estimate the resulting die-temperature rise and take measures to ensure that the resulting junction temperature does not exceed specified limits. PCB metallization and heat sinking should also be considered when high power dissipation is expected. Thermal information for all packages can be found in the Pin Configuration section.

Electrical Overstress

Absolute Maximum Ratings should not be exceeded. Avoid driving the input and output pins beyond the rails, especially at supply voltages approaching 60V. If these fault conditions cannot be prevented, a series resistor at the pin of interest should help to limit the input current and reduce the possibility of device damage. This technique is shown in Figure 8.

Keep the value of the current limiting resistance as low as possible to avoid adding noise and error voltages from interaction with input bias currents but high enough to protect the device. Resistances up to 2k will not seriously impact noise or precision.

Shutdown Mode

The LTC2057/LTC2057HV features a shutdown mode for low-power applications. In the OFF state, the amplifier draws less than 11μA of supply current under all normal operating conditions, and the output presents a highimpedance to external circuitry.

Shutdown control is accomplished through differential signaling. This method allows for low voltage digital control logic to operate independently of the amplifier's high voltage supply rails.

Shutdown operation is accomplished by tying SDCOM to logic ground and \overline{SD} to a 3V or 5V logic signal. A summary of control logic and operating ranges is shown in Tables 1 and 2.

Table 1. Shutdown Control Logic

Table 2. Operating Voltage Range for Shutdown Pins

If the shutdown feature is not required, SD and SDCOM may be left floating. Internal circuitry will automatically keep the amplifier in the ON state.

For operation in noisy environments, a capacitor between SD and SDCOM is recommended to prevent noise from changing the shutdown state.

When there is a danger of \overline{SD} and SDCOM being pulled beyond the supply rails, resistance in series with the shutdown pins is recommended to limit the resulting current. **Figure 8. Using a Resistor to Limit Input Current**

DC Stabilized, Ultralow Noise Composite Amplifier

COMPOSITE AMPLIFIER COMBINES THE EXCELLENT BROADBAND NOISE PERFORMANCE OF THE LT1037 WITH THE ZERO-DRIFT PROPERTIES OF THE LTC2057. THE RESULTING CIRCUIT HAS MICROVOLT ACCURACY, SUPPRESSED 1/f NOISE, AND LOW BROADBAND NOISE.

Low-Side Current Sense Amplifier Transfer Function

Low-Side Current Sense Amplifier

OF LINEAR

Paralleling Choppers to Improve Noise

DC TO 10Hz NOISE = $\frac{200$ n $V_{\sf P\text{-}P}}{\sqrt{\sf N}}$, $e_{\sf n}$ = $\frac{11 {\sf n} V/\sf M}{\sqrt{\sf N}}$, $i_{\sf n}$ = $\sqrt{\sf N}$ • 170fA/ $\sqrt{\sf H{\sf Z}},$ I $_{\sf B}$ < N • 200pA (MAX) √N

WHERE N IS THE NUMBER OF PARALLELED INPUT AMPLIFIERS.

FOR N = 4, DC TO 10Hz NOISE = 100nV_{P-P}, e_n = 5.5nV/ \sqrt{Hz} , i_n = 340fA/ \sqrt{Hz} , l_B < 800pA (MAX).

R5 SHOULD BE A FEW HUNDRED OHMS TO ISOLATE AMPLIFIER OUTPUTS WITHOUT CONTRIBUTING SIGNIFICANTLY TO NOISE OR I_B-INDUCED ERROR.

 $\left(\frac{R2}{R1}+1\right) \gg \sqrt{N}$ for output amplifier noise to be insignificant.

Wide Input Range Precision Gain-of-100 Instrumentation Amplifier

Ultra-Precision, 135dB Dynamic Range Photodiode Amplifier Output Noise Spectrum of Photodiode Amplifier

–30V

NOISE FLOOR IS ONLY SLIGHTLY ABOVE THE 20kΩ RESISTOR`S 18nV/√Hz. CLOCK FEEDTHROUGH IS VISIBLE NEAR 100kHz WITH AMPLITUDE OF 10µV_{RMS} OUTPUT REFERRED OR 0.5nA_{RMS} INPUT REFERRED.

Differential Thermocouple Amplifier

18-Bit DAC with ±25V Output Swing

Time Domain Response

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

DD8 Package

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE

5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

MS8 Package 8-Lead Plastic MSOP

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

MS Package

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

S8 Package

 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm) 4. PIN 1 CAN BE BEVEL EDGE OR A DIMPLE

SO8 REV G 0212

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

