

LTC2058

36V, Low Noise Zero-Drift Operational Amplifier

The LTC[®]2058 is a dual, low noise, zero-drift operational amplifier that offers precision DC performance over a

wide supply range of 4.75V to 36V. Offset voltage and 1/f noise are suppressed, allowing this amplifier to achieve

a maximum offset voltage of 5µV and a DC to 10Hz input

noise voltage of 200nV_{P-P} (Typ). The LTC2058's self-

calibrating circuitry results in low offset voltage drift with

temperature, 0.025µV/°C (Max), and practically zero drift

over time. The amplifier also features an excellent power

supply rejection ratio (PSRR) of 150dB and a common

The LTC2058 provides rail-to-rail output swing and an

input common mode range that includes the V⁻ rail. In

addition to low offset and noise, this amplifier features

a 2.5MHz (Typ) gain-bandwidth product and a 1.6V/µs

Wide supply range, combined with low noise, low offset, and excellent PSRR and CMRR make the LTC2058 well

suited for high dynamic-range test, measurement, and

All registered trademarks and trademarks are the property of their respective owners.

mode rejection ratio (CMRR) of 150dB (Typ).

DESCRIPTION

(Typ) slew rate.

instrumentation systems.

FEATURES


- Supply Voltage Range: 4.75V to 36V
- Offset Voltage: 5µV (Maximum)
- Offset Voltage Drift: 0.025µV/°C (Maximum, -40°C to 125°C)
- Input Noise Voltage
 - **200nV**_{P-P}, DC to 10Hz (Typ)
 - 9nV/√Hz, 1kHz (Typ)
- Input Common Mode Range: V⁻ 0.1V to V⁺ 1.5V
- Rail-to-Rail Output
- Unity Gain Stable
- Gain Bandwidth Product: 2.5MHz (Typ)
- Slew Rate: 1.6V/µs (Typ)
- A_{VOL}: 150dB (Typ)
- PSRR: 150dB (Typ)
- CMRR: 150dB (Typ)
- Shutdown Mode

APPLICATIONS


- High Resolution Data Acquisition
- Reference Buffering
- Test and Measurement
- Electronic Scales
- Thermocouple Amplifiers
- Strain Gauges
- Low Side Current Sense
- Automotive Monitors and Control

TYPICAL APPLICATION

18-Bit Voltage Output DAC with Software-Selectable Ranges



20V Step Response of DAC I to V




ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V ⁺ to V ⁻)	40V
Input Voltage	
–IN, +IN	$\dots V^{-} - 0.3V$ to V ⁺ + 0.3V
SD, SDCOM	$\dots V^{-} - 0.3V$ to V ⁺ + 0.3V
Input Current	
	±10mA
SD, SDCOM	±10mA

Differential Input Voltage	
+IN to –IN	±6V
<u>SD</u> – SDCOM	0.3V to 5.3V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range (Note 2)	
LTC2058I	–40°C to 85°C
LTC2058H	.–40°C to 125°C
Storage Temperature Range	.–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PIN CONFIGURATION



ORDER INFORMATION

TUBES	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LTC2058IMSE#PBF	LTC2058IMSE#TRPBF	2058	12-Lead Plastic MSOP	–40°C to 85°C
LTC2058HMSE#PBF	LTC2058HMSE#TRPBF	2058	12-Lead Plastic MSOP	-40°C to 125°C
LTC2058IS8E#PBF	LTC2058IS8E#TRPBF	2058	8-Lead Plastic Small Outline	-40°C to 85°C
LTC2058HS8E#PBF	LTC2058HS8E#TRPBF	2058	8-Lead Plastic Small Outline	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Parts ending with PBF are ROHS and WEEE compliant.

For more information on tape and reel specifications, go to: Tape and reel specifications Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. Unless otherwise noted, V_S = ±2.5V; V_{CM} = V_{OUT} = 0V.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{0S}	Input Offset Voltage (Note 3)				0.5	5	μV
$\frac{\Delta V_{0S}}{\Delta T}$	Average Input Offset Voltage Drift (Note 3)	-40°C to 125°C	•			0.025	µV/°C
I _B	Input Bias Current (Notes 4, 5)	-40°C to 85°C -40°C to 125°C	•		30	100 200 4.5	pA pA nA
I _{OS}	Input Offset Current (Notes 4, 5)	-40°C to 85°C -40°C to 125°C	•		60	200 200 300	рА рА рА
i _n	Input Noise Current Spectral Density (Note 8)	1kHz, C _{EXT} = 0pF			0.5		pA/√Hz
e _n	Input Noise Voltage Spectral Density	1kHz			9		nV/√Hz
e _{nP-P}	Input Noise Voltage	DC to 10Hz			200		nV _{P-P}
Z _{IN}	Differential Input Impedance Common Mode Input Impedance				225k 8 10 ¹² 20		Ω pF Ω pF
CMRR	Common Mode Rejection Ratio (Note 6)	V _{CM} = V ⁻ - 0.1V to V ⁺ - 1.5V -40°C to 85°C -40°C to 125°C	•	123 121 118	150		dB dB dB
PSRR	Power Supply Rejection Ratio (Note 6)	V _S = 4.75V to 36V -40°C to 125°C	•	140 140	150		dB dB
A _{VOL}	Open Loop Voltage Gain (Note 6)	V_{OUT} = V ⁻ +0.5V to V ⁺ – 0.3V, R _L =1k Ω –40°C to 125°C	•	124 120	150		dB dB
V _{0L} – V [–]	Output Voltage Swing Low	No Load -40°C to 125°C I _{SINK} = 1mA -40°C to 125°C I _{SINK} = 5mA -40°C to 85°C -40°C to 125°C	•		5 55 260	15 20 150 200 470 750 750	mV mV mV mV mV mV mV
V ⁺ – V _{OH}	Output Voltage Swing High	No Load -40°C to 125°C I _{SOURCE} = 1mA -40°C to 125°C I _{SOURCE} = 5mA -40°C to 85°C -40°C to 125°C	•		5.5 50 235	16 20 75 95 315 365 400	mV mV mV mV mV mV mV
I _{SC}	Short-Circuit Current	Sourcing/Sinking		20/19	31/30		mA
SR _{RISE}	Rising Slew Rate	$A_V = -1$, $R_L = 10k\Omega$			1.6		V/µs
SR _{FALL}	Falling Slew Rate	$A_V = -1$, $R_L = 10k\Omega$			1.7		V/µs
GBW	Gain Bandwidth Product				2.5		MHz
f _C	Internal Chopping Frequency				100		kHz
IS	Supply Current Per Amplifier	No Load 40°C to 85°C 40°C to 125°C	•		0.95	1.15 1.4 1.55	mA mA mA
		In Shutdown Mode -40°C to 85°C -40°C to 125°C	•		3	4.25 5	μΑ μΑ μΑ
V _{SDL}	Shutdown Threshold (\overline{SD} – SDCOM) Low (Note 7)	-40°C to 125°C	•			0.8	V
V _{SDH}	Shutdown Threshold (\overline{SD} – SDCOM) High (Note 7)	-40°C to 125°C		2			V
	SDCOM Voltage Range (Note 7)	-40°C to 125°C	•	V-		V ⁺ –2V	V
I _{SD}	SD Pin Current (Note 7)	-40° C to 125°C, V _{SD} $-$ V _{SDCOM} = 0	•	-1	-0.5		μA
I _{SDCOM}	SDCOM Pin Current (Note 7)	-40° C to 125°C, V _{SD} $-$ V _{SDCOM} = 0	•		0.75	1.5	 μΑ

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. Unless otherwise noted, V_S = ±15V; V_{CM} = V_{OUT} = 0V.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage (Note 3)				0.5	5	μV
$\frac{\Delta V_{OS}}{\Delta T}$	Average Input Offset Voltage Drift (Note 3)	-40°C to 125°C	•			0.025	µV/°C
I _B	Input Bias Current (Note 4, 5)	-40°C to 85°C -40°C to 125°C	•		30	100 200 4.5	pA pA nA
I _{OS}	Input Offset Current (Note 4, 5)	–40°C to 85°C –40°C to 125°C	•		60	200 200 300	pA pA pA
i _n	Input Noise Current Spectral Density (Note 8)	1kHz, C _{EXT} = 0pF 1kHz, C _{EXT} = 22pF			1 0.5		pA/√Hz pA/√Hz
e _n	Input Noise Voltage Spectral Density	1kHz			9		nV/√Hz
e _{nP-P}	Input Noise Voltage	DC to 10Hz			200		nV _{P-P}
Z _{IN}	Differential Input Impedance Common Mode Input Impedance				225k 13 10 ¹² 6		Ω pF Ω pF
CMRR	Common Mode Rejection Ratio (Note 6)	V _{CM} = V ⁻ – 0.1V to V ⁺ – 1.5V -40°C to 85°C -40°C to 125°C	•	138 137 135	150		dB dB dB
PSRR	Power Supply Rejection Ratio (Note 6)	V _S = 4.75V to 36V -40°C to 125°C	•	140 140	150		dB dB
A _{VOL}	Open Loop Voltage Gain (Note 6)	$V_{OUT} = V^- +0.4V$ to V ⁺ -0.25V, R _L = 10kΩ -40°C to 125°C	•	137 133	150		dB dB
V _{0L} – V ⁻	Output Voltage Swing Low	No Load -40°C to 125°C I _{SINK} = 1mA -40°C to 125°C I _{SINK} = 5mA -40°C to 85°C -40°C to 125°C	•		5 55 270	15 20 150 200 470 750 750	mV mV mV mV mV mV mV
V ⁺ – V _{OH}	Output Voltage Swing High	No Load -40°C to 125°C I _{SOURCE} = 1mA -40°C to 125°C I _{SOURCE} = 5mA -40°C to 85°C -40°C to 125°C	•		7 50 235	18 22 75 90 315 365 400	mV mV mV mV mV mV mV
I _{SC}	Short-Circuit Current	Sourcing/Sinking		20/25	31/36		mA
SR _{RISE}	Rising Slew Rate	$A_V = -1$, $R_L = 10k\Omega$			1.6		V/µs
SR _{FALL}	Falling Slew Rate	$A_V = -1, R_L = 10k\Omega$			1.7		V/µs
GBW	Gain Bandwidth Product				2.5		MHz
f _C	Internal Chopping Frequency				100		kHz
I _S	Supply Current Per Amplifier	No Load -40°C to 85°C -40°C to 125°C	•		1	1.2 1.45 1.6	mA mA mA
		In Shutdown Mode –40°C to 85°C –40°C to 125°C	•		5	7.5 9	μΑ μΑ μΑ
V _{SDL}	Shutdown Threshold (SD – SDCOM) Low (Note 7) -40°C to 125°C	٠			0.8	V

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. Unless otherwise noted, V_S = ±15V; V_{CM} = V_{OUT} = 0V.

	5, 1, ,	<i>,</i> 0		0 0.			
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{SDH}	Shutdown Threshold (\overline{SD} – SDCOM) High (Note 7)	-40°C to 125°C	•	2			V
	SDCOM Voltage Range (Note 7)	-40°C to 125°C	٠	V-		V+ -2V	V
I _{SD}	SD Pin Current (Note 7)	-40°C to 125°C, $V_{\overline{SD}} - V_{SDCOM} = 0$	٠	-1	-0.5		μA
I _{SDCOM}	SDCOM Pin Current (Note 7)	-40°C to 125°C, $V_{\overline{SD}} - V_{SDCOM} = 0$	٠		0.75	1.5	μA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC2058I is guaranteed to meet specified performance from -40°C to 85°C. The LTC2058H is guaranteed to meet specified performance from -40°C to 125°C.

Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurements of these voltage levels during automated testing. V_{OS} is measured to a limit determined by test equipment capability.


Note 4: These specifications are limited by automated test system capability. Leakage currents and thermocouple effects reduce test accuracy. For tighter guaranteed specifications, please contact LTC Marketing.


Note 5: Input BIAS current is measured using an equivalent source impedance of $100M\Omega \parallel 51pF$.

Note 6: Minimum specifications for these parameters are limited by the capabilities of the automated test system, which has an accuracy of approximately 10 μ V for V_{OS} measurements. For reference, 30V/1 μ V is 150dB of voltage ratio.


Note 7: MSE package only.

Note 8: Refer to the Application Information section for more details.







Input Offset Voltage Drift Distribution




Input Offset Voltage Drift Distribution




Input Offset Voltage vs Supply Voltage




Input Offset Voltage vs Input Common Mode Voltage




Input Offset Voltage vs Input Common Mode Voltage





Long-Term Input Offset Voltage Drift




Input Bias Current vs Temperature




















Input Voltage Noise Spectrum













Power Supply Rejection Ratio vs Frequency












Shutdown Transient with Sinusoid Input




Shutdown Transient with Sinusoid Input




Closed Loop Output Impedance vs Frequency







Output Impedance in Shutdown vs Frequency




THD +N vs Amplitude




8






THD +N (dB)


Supply Current vs Supply Voltage



Supply Current vs Shutdown Control Voltage



Supply Current vs Temperature



Supply Current vs Shutdown

-55°C

-40°C

25°C

85°C

125°C

150°C

2058 G35

Control Voltage

 $V_S = \pm 15V$ SDCOM= 0V

3.5

3.0

2.5

(mg)^{2.0} I 1.5


1.0

0.5


0

0 0.5 1

Shutdown Supply Current vs Supply Voltage



Shutdown Pin Current vs Shutdown Pin Voltage





Rev 0


1.5 2 2.5

SD - SDCOM (V)

3 3.5 4 4.5 5









I_{SOURCE} (mA)

2058 G39


Output Voltage Swing Low vs Load Current




Short-Circuit Current









Short-Circuit Current vs Temperature



Large Signal Response



Large Signal Response




= ±15V

2058 G52

 $A_V = -1$ R_F = 10k Ω C_F = 22pF Vout

Vs

10µs/DIV



V_{OUT} 0.5mV/DIV

 $V_{\rm S} = \pm 15V$

 $R_F = 10k\Omega C_F = 47pF$

10µs/DIV

 $A_V = -1$


2058 G53


Rev 0


0V

2058 G54

10µs/DIV









EMIRR IN+ vs Frequency 140 $V_{\rm S} = 30V$ A_V=+1 V_{IN}=-10dBm 120 $V_{CM} = V_S/2$ 100 EMIRR (dB) 80 60 40 EMIRR = 20log(V_{IN,PEAK}/V_{OUT,DC} 20 L 10M 111 100M 1G 4G FREQUENCY (Hz) 2058 G58


Output Overload Recovery




Output Overload Recovery












Input Common Mode Capacitance vs Input Common Mode Voltage



PIN FUNCTIONS

S8E

OUTA (Pin 1): Amplifier A Output.
-INA (Pin 2): Amplifier A Inverting Input.
+INA (Pin 3): Amplifier A Noninverting Input.
V⁻ (Pin 4): Negative Power Supply.
+INB (Pin 5): Amplifier B Noninverting Input.
-INB (Pin 6): Amplifier B Inverting Input.
OUTB (Pin 7): Amplifier B Output.
V⁺ (Pin 8): Positive Power Supply.
Exposed Pad (Pin 9): Must Be Connected to V⁻.

MSE12

SD (Pin 1): Shutdown Control Pin.

V⁻ (Pin 2): Negative Power Supply.

OUTA (Pin 3): Amplifier A Output.

GUARD (Pin 4): Guard Ring. No internal connection. (See Applications Information)

-INA (Pin 5): Amplifier A Inverting Input.

+INA (Pin 6): Amplifier A Noninverting Input.

+INB (Pin 7): Amplifier B Noninverting Input.

-INB (Pin 8): Amplifier B Inverting Input.

GUARD/NC (Pin 9): Guard Ring. No internal connection. (See Application Information)


OUTB (Pin 10): Amplifier B Output.

V⁺ (Pin 11): Positive Power Supply.

SDCOM (Pin 12): Reference Voltage for SD.


Exposed Pad (Pin 13): Must Be Connected to V⁻.

BLOCK DIAGRAMS



Amplifier (Each Channel)

Shutdown Circuit (MSE12 Package Only)



Input Voltage Noise

Chopper stabilized amplifiers like the LTC2058 achieve low offset and 1/f noise by heterodyning DC and flicker noise to higher frequencies. In a classical chopper stabilized amplifier, this process results in idle tones at the chopping frequency and its odd harmonics.

The LTC2058 utilizes circuitry to suppress these spurious artifacts to well below the offset voltage. The typical ripple magnitude at 100kHz is much less than $1\mu V_{RMS}$.

The voltage noise spectrum of the LTC2058 is shown in Figure 1. If lower noise is required, consider the following circuit from the Typical Applications section: Paralleling Choppers to Improve Noise.




Figure 1. Input Voltage Noise Spectrum

Input Current Noise

For applications with high source impedances, input current noise can be a significant contributor to total output noise. For this reason, it is important to consider noise current interaction with circuit elements placed at the amplifier's inputs.

The current noise spectrum of the LTC2058 is shown in Figure 2. The characteristic curve shows no 1/f behavior. As with all zero-drift amplifiers, there is a significant current noise component at the offset-nulling frequency. This phenomenon is discussed in the Input Bias Current section.

It is important to note that the current noise is not equal to $\sqrt{2qI}_B A/\sqrt{Hz}$. This formula is relevant for base current in bipolar transistors and diode currents; but for most




Figure 2. Input Current Noise Spectrum

chopper and auto-zero amplifiers with switched inputs, the dominant current noise mechanism is not shot noise.

Input Bias Current

The LTC2058's input bias currents are comprised of two very different constituents, diode leakage and charge injection. Leakage currents increase with temperature, while the charge injection from the switching inputs remains relatively constant with temperature. The composite of these two currents over temperature is illustrated in Figure 3.




Figure 3. Input Bias Current vs Temperature

Rev (

How the various input bias currents behave and contribute to error depends on the nature of the source impedance. For the input bias currents specified in the electrical tables, the source impedances are high value resistors bypassed with shunt filter capacitance. Figure 4 shows the effective DC error as an input referred current error (output DC voltage error divided by gain and then by the source resistance) as a function of the filter capacitance. Note that the effective DC error decreases as the capacitance increases. The added external capacitance (C_{EXT}) also reduces the input current noise as shown in Figure 2.

Another function of the input capacitance is to reduce the effects of charge injection. The charge injection based current has a frequency component at the chopping frequency and its harmonics. In time domain these frequency components appear as current pulses (appearing at regular intervals related to the chopping frequency). When these small current pulses interact with source impedances or gain setting resistors, the resulting voltage spikes are amplified by the closed loop gain. For higher source impedances, this may cause the 100kHz chopping frequency to be visible in the output spectrum, which is a phenomenon known as clock feedthrough. To prevent excessive clock




Figure 4. Input Bias Current vs Input Capacitance

feedthrough, keep gain-setting resistors and source impedances as low as possible. When DC highly resistive source impedance is required, the capacitor across the source impedance reduces the AC impedance, reducing the amplitude of the input voltage spikes. Another way to reduce clock injection effects is to bandwidth limit after the op amp output.

Injection currents from the two inputs are of equal magnitude but opposite direction. Therefore, input bias current effects on offset voltage due to injection currents will not be canceled by placing matched impedances at both inputs.

Above 50°C, leakage of the ESD protection diodes begins to dominate the input bias current and continues to increase exponentially at elevated temperatures. Unlike injection current, leakage currents are in the same direction for both inputs. Therefore, the output error due to leakage currents can be mitigated by matching the source impedances seen by the two inputs. Keep in mind that if the source-impedance-matching technique is employed to cancel the effect of the leakage currents, below 50°C there is an offset voltage error of $2I_B \times R$ due to the charge-injection currents. If $I_B = 100$ pA and R = 10k, the error is 2µV.

Thermocouple Effects

In order to achieve accuracy on the microvolt level, thermocouple effects must be considered. Any connection of dissimilar metals forms a thermoelectric junction and generates a small temperature-dependent voltage. Also known as the Seebeck Effect, these thermal EMFs can be the dominant error source in low drift circuits.

Connectors, switches, relay contacts, sockets, resistors, and solder are all candidates for significant thermal EMF generation. Even junctions of copper wire from different manufacturers can generate thermal EMFs of 200nV/°C, which is 8 times the maximum drift specification of the LTC2058. Figure 5 and Figure 6 illustrate the potential magnitude of these voltages and their sensitivity to temperature.




Figure 5. Thermal EMF Generated by Two Copper Wires from Different Manufactures




Figure 6. Solder-Copper Thermal EMFs


In order to minimize thermocouple-induced errors, attention must be given to circuit board layout and component selection. It is good practice to minimize the number of junctions in the amplifier's input signal path and avoid connectors, sockets, switches, and relays whenever possible. If such components are required, they should be selected for low thermal EMF characteristics. Furthermore, the number, type, and layout of junctions should be matched for both inputs with respect to thermal gradients on the circuit board. Doing so may involve deliberately introducing dummy junctions to offset unavoidable junctions.

Air currents can also lead to thermal gradients and cause significant noise in measurement systems. It is important to prevent airflow across sensitive circuits. Doing so will often reduce thermocouple noise substantially.

A summary of techniques can be found in Figure 7.

Leakage Effects

Leakage currents into high impedance signal nodes can easily degrade measurement accuracy of sub-nanoamp signals. High voltage and high temperature applications are especially susceptible to these issues. Quality insulation materials should be used, and insulating surfaces should be cleaned to remove fluxes and other residues. For humid environments, surface coating may be necessary to provide a moisture barrier.



INTRODUCE DUMMY TRACES AND COMPONENTS FOR SYMMETRICAL THERMAL HEAT SINKING.

S LOADS AND FEEDBACK CAN DISSIPATE POWER AND GENERATE THERMAL GRADIENTS. BE AWARE OF THEIR THERMAL EFFECTS.

[#] COVER CIRCUIT TO PREVENT AIR CURRENTS FROM CREATING THERMAL GRADIENTS.

Figure 7. Techniques for Minimizing Thermocouple-Induced Errors

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential very close to that of the inputs. The ring must be tied to a low impedance node. For inverting configurations, the guard ring should be tied to the potential of the positive input (+IN). For noninverting configurations, the guard ring should be tied to the potential of the negative input (–IN). In order for this technique to be effective, the guard ring must not be covered by solder mask. Ringing both sides of the printed circuit board may be required. See Figure 8a and Figure 8b for examples of proper layout.




Figure 8a. Example Layout of Noninverting Amplifier with Leakage Guard Ring (Channel A Shown)




Figure 8b. Example Layout of Inverting Amplifier with Leakage Guard Ring (Channel A Shown)

For low leakage applications, the LTC2058 is available in an MSE12 package with a special pinout that facilitates the layout of guard ring structures. The pins adjacent to the inputs have no internal connection, allowing a guard ring to be routed through them.

Power Dissipation

Since the LTC2058 is capable of operating at 36V total supply, care should be taken with respect to power dissipation in the amplifier. When driving heavy loads at high voltages, use the θ_{JA} of the package to estimate the resulting die-temperature rise and take measures to ensure that the resulting junction temperature does not exceed specified limits. PCB metallization and heat sinking should also be considered when high power dissipation is expected. The LTC2058 is packaged in thermally-enhanced S8E and MSE12 packages. These packages feature lower package thermal resistances compared to their standard counterparts and exposed pads to facilitate heat sinking. The exposed bottom pad must be soldered to the PCB and due to its internal connection to V^- it is required to connect the exposed pad to V⁻. For more efficient heat sinking, it is recommended that the exposed pad have as much PCB metal connected to it as reasonably available. Thermal information for all packages can be found in the Pin Configuration section.

Electrical Overstress and Input Protection

Absolute maximum ratings should not be exceeded. Avoid driving the input and output pins beyond the rails, especially at supply voltages approaching 40V. The inputs of LTC2058 are internally protected by ESD diodes (see Block Diagrams section). The Anode of the bottom side diode is the substrate, so driving an input below the rail can induce undesired parasitic behavior. If overvoltage conditions cannot be prevented, a resistor in series with the threatened pin can be used to limit fault current to below the absolute maximum rating and reduce the possibility of device damage. This technique is shown in Figure 9.




Figure 9. Using a Resistor to Limit Input Current

The current limiting resistance should not be so high as to add noise and error voltages from interaction with input bias currents. Resistances up to 2k will not significantly impact noise or precision. Use the Figure 10 and Figure 11 (I-V Characteristics of the internal ESD diodes) to help determine the appropriate value of the resistor.

In harsh environments, reliability can be enhanced further with protection circuitry as illustrated in Figure 12. This circuit utilizes low-leakage diodes (Nexperia BAV199) to protect the input. R2 protects the external diodes, and R1 is added to limit the current which would get to the internal diodes. In this circuit R1 can be small as the applied voltage is already reduced by the external protection diodes.

In high temperature applications where the leakage currents of the internal ESD diodes dominate the input bias current, the circuit may benefit from adding an input bias cancellation resistor in the feedback path (see Typical Application Section: Input Bias Current).




Figure 10. Differential Input Voltage VS Current




Figure 11. ESD Protection Diode Forward Bias Voltage vs Current




Figure 12. Input Protection Circuit Using External Diodes

Shutdown Mode

The LTC2058 in the MSE12 package features a shutdown mode for low power applications. In the OFF state, both amplifiers are shut off and draw less than 9μ A of supply current per amplifier. Also in the OFF stage, both outputs present high impedances to external circuitry.

Keep in mind that during the OFF state, even with the amplifier output being high impedance, the output may still be modulated by the input signal through the input differential clamp and the feedback resistor. (Refer to the block diagram for the location of the differential clamp). Also depending on the resistor values, significant current may still be drawn from the input source. Shutdown control is accomplished using a separate logic reference input (SDCOM) and a shutdown pin (\overline{SD}) . This method allows for low voltage digital control logic to operate independently of the amplifier's high voltage supply rails. A summary of control logic and operating ranges is shown in Table 1 and Table 2.

Table 1. Shutdown Control Logic

SHUTDOWN PIN CONDITION	AMPLIFIER STATE				
\overline{SD} = Float, SDCOM = Float	ON				
$\overline{\text{SD}}$ – $\text{SDCOM} \ge 2\text{V}$	ON				
$\overline{SD} - SDCOM \le 0.8V$	OFF				

Table 2. Operating Voltage Range for Shutdown Pins


	MIN	MAX
<u>SD</u> – SDCOM	-0.2V	5.2V
SDCOM	V-	V+ -2V
SD	V ⁻	V ⁺

If the shutdown feature is not required, SD and SDCOM may be left floating. Internal circuitry will automatically keep the amplifier in the ON state.


For operation in noisy environments, a capacitor between $\overline{\text{SD}}$ and $\overline{\text{SDCOM}}$ is recommended to prevent noise from changing the shutdown state.

When there is a danger of $\overline{\text{SD}}$ and $\overline{\text{SDCOM}}$ being pulled beyond the supply rails, resistance in series with the shutdown pins is recommended to limit current.


Low Side Current Sense Amplifier




Low Side Current Sense Amplifier Transfer Function



Carbon Monoxide Sensor





Paralleling Choppers to Improve Noise


 $\text{DC TO 10Hz NOISE} = \frac{200nV_{P-P}}{\sqrt{N}} \text{, } e_n = \frac{9nV/\sqrt{\text{Hz}}}{\sqrt{N}} \text{, } i_n = \sqrt{N} \bullet 1pA/\sqrt{\text{Hz}} \text{, } I_B < \text{N} \bullet 100pA \text{ (MAX)}$

WHERE N IS THE NUMBER OF PARALLELED INPUT AMPLIFIERS.


FOR N = 4, DC TO 10Hz NOISE = 100nV_{P-P}, $e_n = 4.5$ nV/ \sqrt{Hz} , $i_n = 2$ pA/ \sqrt{Hz} , $I_B < 100$ pA (MAX).

 $\rm R_5$ should be a few hundred ohms to isolate amplifier outputs without contributing significantly to noise or $\rm I_B$ -induced error.

 $\left(\frac{R2}{R1}+1\right) >> \sqrt{N}$ for output amplifier noise to be insignificant.




Differential Thermocouple Amplifier




Photovoltaic Module Sweep Measurement


I-V and P-V Curves



PACKAGE DESCRIPTION



PACKAGE DESCRIPTION



MSE Package 12-Lead Plastic MSOP, Exposed Die Pad (Reference LTC DWG # 05-08-1666 Rev G)

3. DIMENSION DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004') MAX 6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.