ANALOG DEVICES

LTC2058

36V, Low Noise Zero-Drift Operational Amplifier

FEATURES

- **Supply Voltage Range: 4.75V to 36V**
- **Offset Voltage: 5µV (Maximum)**
- **Offset Voltage Drift: 0.025µV/°C (Maximum, −40°C to 125°C)**
- **Input Noise Voltage**
  - **200nV$_{P-P}$, DC to 10Hz (Typ)**
  - **9nV/$\sqrt{Hz}$, 1kHz (Typ)**
- Input Common Mode Range: V$^-$ − 0.1V to V$^+$ − 1.5V
- Rail-to-Rail Output
- Unity Gain Stable
- Gain Bandwidth Product: 2.5MHz (Typ)
- Slew Rate: 1.6V/µs (Typ)
- A$_{VOL}$: 150dB (Typ)
- PSRR: 150dB (Typ)
- CMRR: 150dB (Typ)
- Shutdown Mode

APPLICATIONS

- High Resolution Data Acquisition
- Reference Buffering
- Test and Measurement
- Electronic Scales
- Thermocouple Amplifiers
- Strain Gauges
- Low Side Current Sense
- Automotive Monitors and Control

DESCRIPTION

The LTC®2058 is a dual, low noise, zero-drift operational amplifier that offers precision DC performance over a wide supply range of 4.75V to 36V. Offset voltage and 1/f noise are suppressed, allowing this amplifier to achieve a maximum offset voltage of 5µV and a DC to 10Hz input noise voltage of 200nV$_{P-P}$ (Typ). The LTC2058's self-calibrating circuitry results in low offset voltage drift with temperature, 0.025µV/°C (Max), and practically zero drift over time. The amplifier also features an excellent power supply rejection ratio (PSRR) of 150dB and a common mode rejection ratio (CMRR) of 150dB (Typ).

The LTC2058 provides rail-to-rail output swing and an input common mode range that includes the V$^-$ rail. In addition to low offset and noise, this amplifier features a 2.5MHz (Typ) gain-bandwidth product and a 1.6V/µs (Typ) slew rate.

Wide supply range, combined with low noise, low offset, and excellent PSRR and CMRR make the LTC2058 well suited for high dynamic-range test, measurement, and instrumentation systems.

All registered trademarks and trademarks are the property of their respective owners.

TYPICAL APPLICATION

18-Bit Voltage Output DAC with Software-Selectable Ranges

Output Voltage Noise, ±10V Span, V$_{OUT}$ = 0V

MEASUREMENT BANDWIDTH	V$_{OUT}$ NOISE
10kHz	12µV$_{RMS}$
100kHz	80µV$_{RMS}$

20V Step Response of DAC I to V

V$_S$ = ±15V
DAC SPAN = ±10V

2058 TA01b

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage
(V^+ to V^-) 40V
Input Voltage
−IN, +IN ....$V^- - 0.3V$ to $V^+ + 0.3V$
$\overline{SD}$, SDCOM ....$V^- - 0.3V$ to $V^+ + 0.3V$
Input Current
−IN, +IN .... ±10mA
$\overline{SD}$, SDCOM .... ±10mA

Differential Input Voltage
+IN to −IN ....±6V
$\overline{SD}$ − SDCOM .... −0.3V to 5.3V
Output Short-Circuit Duration .... Indefinite
Operating Temperature Range (Note 2)
LTC2058I ....−40°C to 85°C
LTC2058H...−40°C to 125°C
Storage Temperature Range ....−65°C to 150°C
Lead Temperature (Soldering, 10 sec)..................300°C

PIN CONFIGURATION

TOP VIEW

OUTA 1 | 8 V$^+$
−INA 2 | 7 OUTB
+INA 3 | 6 −INB
V$^-$ 4 | 5 +INB

9 V$^-$

S8E PACKAGE
8-LEAD PLASTIC SO

$T_{JMAX} = 150°C$, $\theta_{JC} = 5°C/W$, $\theta_{JA} = 33°C/W$
EXPOSED PAD (PIN 9) IS V−, MUST BE SOLDERED TO PCB

TOP VIEW

$\overline{SD}$ 1 | 12 SDCOM
V$^-$ 2 | 11 V$^+$
OUTA 3 | 10 OUTB
GUARD 4 | 9 GUARD
−INA 5 | 8 −INB
+INA 6 | 7 +INB

13 V$^-$

MSE PACKAGE
12-LEAD PLASTIC MSOP

$T_{JMAX} = 150°C$, $\theta_{JC} = 10°C/W$, $\theta_{JA} = 40°C/W$
EXPOSED PAD (PIN 13) IS V−, MUST BE SOLDERED TO PCB

ORDER INFORMATION

TUBES	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LTC2058IMSE#PBF	LTC2058IMSE#TRPBF	2058	12-Lead Plastic MSOP	−40°C to 85°C
LTC2058HMSE#PBF	LTC2058HMSE#TRPBF	2058	12-Lead Plastic MSOP	−40°C to 125°C
LTC2058IS8E#PBF	LTC2058IS8E#TRPBF	2058	8-Lead Plastic Small Outline	−40°C to 85°C
LTC2058HS8E#PBF	LTC2058HS8E#TRPBF	2058	8-Lead Plastic Small Outline	−40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Parts ending with PBF are ROHS and WEEE compliant.

For more information on tape and reel specifications, go to: Tape and reel specifications Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. Unless otherwise noted, V_S = ±2.5V; V_{CM} = V_{OUT} = 0V.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage (Note 3)				0.5	5	µV
$\dfrac{\Delta V_{OS}}{\Delta T}$	Average Input Offset Voltage Drift (Note 3)	–40°C to 125°C	●			0.025	µV/°C
I_B	Input Bias Current (Notes 4, 5)				30	100	pA
		–40°C to 85°C	●			200	pA
		–40°C to 125°C	●			4.5	nA
I_{OS}	Input Offset Current (Notes 4, 5)				60	200	pA
		–40°C to 85°C	●			200	pA
		–40°C to 125°C	●			300	pA
i_n	Input Noise Current Spectral Density (Note 8)	1kHz, C_{EXT} = 0pF			0.5		pA/$\sqrt{Hz}$
e_n	Input Noise Voltage Spectral Density	1kHz			9		nV/$\sqrt{Hz}$
e_{nP-P}	Input Noise Voltage	DC to 10Hz			200		nV$_{P-P}$
Z_{IN}	Differential Input Impedance Common Mode Input Impedance				225k||8 10^{12}||20		Ω||pF Ω||pF
CMRR	Common Mode Rejection Ratio (Note 6)	V_{CM} = V^- – 0.1V to V^+ – 1.5V		123	150		dB
		–40°C to 85°C	●	121			dB
		–40°C to 125°C	●	118			dB
PSRR	Power Supply Rejection Ratio (Note 6)	V_S = 4.75V to 36V		140	150		dB
		–40°C to 125°C	●	140			dB
A_{VOL}	Open Loop Voltage Gain (Note 6)	V_{OUT} = V^- +0.5V to V^+ – 0.3V, R_L =1kΩ		124	150		dB
		–40°C to 125°C	●	120			dB
$V_{OL} - V^-$	Output Voltage Swing Low	No Load			5	15	mV
		–40°C to 125°C	●			20	mV
		I_{SINK} = 1mA			55	150	mV
		–40°C to 125°C	●			200	mV
		I_{SINK} = 5mA			260	470	mV
		–40°C to 85°C	●			750	mV
		–40°C to 125°C	●			750	mV
$V^+ - V_{OH}$	Output Voltage Swing High	No Load			5.5	16	mV
		–40°C to 125°C	●			20	mV
		I_{SOURCE} = 1mA			50	75	mV
		–40°C to 125°C	●			95	mV
		I_{SOURCE} = 5mA			235	315	mV
		–40°C to 85°C	●			365	mV
		–40°C to 125°C	●			400	mV
I_{SC}	Short-Circuit Current	Sourcing/Sinking		20/19	31/30		mA
SR_{RISE}	Rising Slew Rate	A_V = –1, R_L = 10kΩ			1.6		V/µs
SR_{FALL}	Falling Slew Rate	A_V = –1, R_L = 10kΩ			1.7		V/µs
GBW	Gain Bandwidth Product				2.5		MHz
f_C	Internal Chopping Frequency				100		kHz
I_S	Supply Current Per Amplifier	No Load			0.95	1.15	mA
		–40°C to 85°C	●			1.4	mA
		–40°C to 125°C	●			1.55	mA
		In Shutdown Mode			3		µA
		–40°C to 85°C	●			4.25	µA
		–40°C to 125°C	●			5	µA
V_{SDL}	Shutdown Threshold ($\overline{SD}$ – SDCOM) Low (Note 7)	–40°C to 125°C	●			0.8	V
V_{SDH}	Shutdown Threshold ($\overline{SD}$ – SDCOM) High (Note 7)	–40°C to 125°C	●	2			V
	SDCOM Voltage Range (Note 7)	–40°C to 125°C	●	V^-		V^+ –2V	V
$I_{\overline{SD}}$	$\overline{SD}$ Pin Current (Note 7)	–40°C to 125°C, $V_{\overline{SD}}$ – V_{SDCOM} = 0	●	–1	–0.5		µA
I_{SDCOM}	SDCOM Pin Current (Note 7)	–40°C to 125°C, $V_{\overline{SD}}$ – V_{SDCOM} = 0	●		0.75	1.5	µA

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25°C$. Unless otherwise noted, $V_S = ±15V$; $V_{CM} = V_{OUT} = 0V$.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage (Note 3)				0.5	5	µV
$\dfrac{\Delta V_{OS}}{\Delta T}$	Average Input Offset Voltage Drift (Note 3)	−40°C to 125°C	●			0.025	µV/°C
I_B	Input Bias Current (Note 4, 5)				30	100	pA
		−40°C to 85°C	●			200	pA
		−40°C to 125°C	●			4.5	nA
I_{OS}	Input Offset Current (Note 4, 5)				60	200	pA
		−40°C to 85°C	●			200	pA
		−40°C to 125°C	●			300	pA
i_n	Input Noise Current Spectral Density (Note 8)	1kHz, $C_{EXT} = 0pF$			1		pA/√Hz
		1kHz, $C_{EXT} = 22pF$			0.5		pA/√Hz
e_n	Input Noise Voltage Spectral Density	1kHz			9		nV/√Hz
e_{nP-P}	Input Noise Voltage	DC to 10Hz			200		nV$_{P-P}$
Z_{IN}	Differential Input Impedance Common Mode Input Impedance				225k‖13 10^{12}‖6		Ω‖pF Ω‖pF
CMRR	Common Mode Rejection Ratio (Note 6)	$V_{CM} = V^- − 0.1V$ to $V^+ − 1.5V$		138	150		dB
		−40°C to 85°C	●	137			dB
		−40°C to 125°C	●	135			dB
PSRR	Power Supply Rejection Ratio (Note 6)	$V_S = 4.75V$ to $36V$		140	150		dB
		−40°C to 125°C	●	140			dB
A_{VOL}	Open Loop Voltage Gain (Note 6)	$V_{OUT} = V^- +0.4V$ to $V^+ −0.25V$, $R_L = 10kΩ$		137	150		dB
		−40°C to 125°C	●	133			dB
$V_{OL} − V^-$	Output Voltage Swing Low	No Load			5	15	mV
		−40°C to 125°C	●			20	mV
		$I_{SINK} = 1mA$			55	150	mV
		−40°C to 125°C	●			200	mV
		$I_{SINK} = 5mA$			270	470	mV
		−40°C to 85°C	●			750	mV
		−40°C to 125°C	●			750	mV
$V^+ − V_{OH}$	Output Voltage Swing High	No Load			7	18	mV
		−40°C to 125°C	●			22	mV
		$I_{SOURCE} = 1mA$			50	75	mV
		−40°C to 125°C	●			90	mV
		$I_{SOURCE} = 5mA$			235	315	mV
		−40°C to 85°C	●			365	mV
		−40°C to 125°C	●			400	mV
I_{SC}	Short-Circuit Current	Sourcing/Sinking		20/25	31/36		mA
SR_{RISE}	Rising Slew Rate	$A_V = −1$, $R_L = 10kΩ$			1.6		V/µs
SR_{FALL}	Falling Slew Rate	$A_V = −1$, $R_L = 10kΩ$			1.7		V/µs
GBW	Gain Bandwidth Product				2.5		MHz
f_C	Internal Chopping Frequency				100		kHz
I_S	Supply Current Per Amplifier	No Load			1	1.2	mA
		−40°C to 85°C	●			1.45	mA
		−40°C to 125°C	●			1.6	mA
		In Shutdown Mode			5		µA
		−40°C to 85°C	●			7.5	µA
		−40°C to 125°C	●			9	µA
V_{SDL}	Shutdown Threshold ($\overline{SD}$ − SDCOM) Low (Note 7)	−40°C to 125°C	●			0.8	V

ELECTRICAL CHARACTERISTICS
The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. Unless otherwise noted, V_S = ±15V; V_{CM} = V_{OUT} = 0V.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{SDH}	Shutdown Threshold ($\overline{SD}$ – SDCOM) High (Note 7)	–40°C to 125°C	●	2			V
	SDCOM Voltage Range (Note 7)	–40°C to 125°C	●	V⁻		V⁺ –2V	V
$I_{\overline{SD}}$	$\overline{SD}$ Pin Current (Note 7)	–40°C to 125°C, $V_{\overline{SD}}$ – V_{SDCOM} = 0	●	–1	–0.5		µA
I_{SDCOM}	SDCOM Pin Current (Note 7)	–40°C to 125°C, $V_{\overline{SD}}$ – V_{SDCOM} = 0	●		0.75	1.5	µA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC2058I is guaranteed to meet specified performance from –40°C to 85°C. The LTC2058H is guaranteed to meet specified performance from –40°C to 125°C.

Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurements of these voltage levels during automated testing. V_{OS} is measured to a limit determined by test equipment capability.

Note 4: These specifications are limited by automated test system capability. Leakage currents and thermocouple effects reduce test accuracy. For tighter guaranteed specifications, please contact LTC Marketing.

Note 5: Input BIAS current is measured using an equivalent source impedance of 100MΩ || 51pF.

Note 6: Minimum specifications for these parameters are limited by the capabilities of the automated test system, which has an accuracy of approximately 10µV for V_{OS} measurements. For reference, 30V/1µV is 150dB of voltage ratio.

Note 7: MSE package only.

Note 8: Refer to the Application Information section for more details.

TYPICAL PERFORMANCE CHARACTERISTICS

Input Offset Voltage Distribution

N = 160
$V_S = \pm 2.5V$
$\mu = 0.130\mu V$
$\sigma = 0.420\mu V$
$T_A = 25°C$

2058 G01

Input Offset Voltage Distribution

N = 160
$V_S = \pm 15V$
$\mu = 0.194\mu V$
$\sigma = 0.436\mu V$
$T_A = 25°C$

2058 G02

Input Offset Voltage Drift Distribution

N = 160
$V_S = \pm 2.5V$
$\mu = 3.933nV/°C$
$\sigma = 1.318nV/°C$

2058 G03

Input Offset Voltage Drift Distribution

N = 160
$V_S = \pm 15V$
$\mu = 5.469nV/°C$
$\sigma = 1.805nV/°C$

2058 G04

Input Offset Voltage vs Input Common Mode Voltage

6 TYPICAL CHANNELS
$V_S = 5V$
$T_A = 25°C$

2058 G05

Input Offset Voltage vs Input Common Mode Voltage

6 TYPICAL CHANNELS
$V_S = 30V$
$T_A = 25°C$

2058 G06

Input Offset Voltage vs Supply Voltage

6 TYPICAL CHANNELS
$V_{CM} = V_S/2$
$T_A = 25°C$

2058 G07

Long-Term Input Offset Voltage Drift

78 TYPICAL CHANNELS
$V_S = \pm 15V$

2058 G08

Input Bias Current vs Temperature

1 TYPICAL UNIT
$V_S = \pm 15V$
$V_{CM} = 0V$

2058 G09

Rev 0

6

LTC2058

TYPICAL PERFORMANCE CHARACTERISTICS

Input Bias Current vs Input Common Mode Voltage

2058 G10

Input Bias Current vs Input Common Mode Voltage

2058 G11

Input Bias Current vs Supply Voltage

2058 G12

DC to 10Hz Voltage Noise

2058 G13

DC to 10Hz Voltage Noise

2058 G14

Input Voltage Noise Spectrum

2058 G15

Input Current Noise Spectrum

2058 G16

Common Mode Rejection Ratio vs Frequency

2058 G17

Power Supply Rejection Ratio vs Frequency

2058 G18

Rev 0

7

TYPICAL PERFORMANCE CHARACTERISTICS

Closed Loop Gain vs Frequency

$V_S = \pm15V$
$R_{L,eff} = 10k\Omega$

CLOSED LOOP GAIN (dB) vs FREQUENCY (Hz)

2058 G19

Open Loop Gain vs Frequency

$V_S = \pm2.5V$
$R_L = 10k\Omega$

PHASE

GAIN

GAIN (dB) vs FREQUENCY (Hz)

$C_L = 0pF$
$C_L = 50pF$
$C_L = 200pF$

2058 G20

Open Loop Gain vs Frequency

$V_S = \pm15V$
$R_L = 10k\Omega$

PHASE

GAIN

GAIN (dB) vs FREQUENCY (Hz)

$C_L = 0pF$
$C_L = 50pF$
$C_L = 200pF$

2058 G21

Shutdown Transient with Sinusoid Input

$V_S = \pm2.5V$, $A_V = +1$, $R_L = 2k\Omega$
POWER SUPPLY BYPASS = 10nF

$\overline{SD}$–SDCOM 2V/DIV

SUPPLY CURRENT 2mA/DIV

V_{IN}, V_{OUT} 500mV/DIV

20µs/DIV

2058 G22

Shutdown Transient with Sinusoid Input

$V_S = \pm15V$, $A_V = +1$, $R_L = 2k\Omega$
POWER SUPPLY BYPASS = 10nF

$\overline{SDB}$–SDCOM 2V/DIV

SUPPLY CURRENT 2mA/DIV

V_{IN}, V_{OUT} 500mV/DIV

20µs/DIV

2058 G23

Closed Loop Output Impedance vs Frequency

$V_S = \pm2.5V$

Z_{OUT} (Ω) vs FREQUENCY (Hz)

$A_V = +1$
$A_V = +10$
$A_V = +100$

2058 G24

Closed Loop Output Impedance vs Frequency

$V_S = \pm15V$

Z_{OUT} (Ω) vs FREQUENCY (Hz)

$A_V = +1$
$A_V = +10$
$A_V = +100$

2058 G25

Output Impedance in Shutdown vs Frequency

$V_S = \pm15V$

Z_{OUT} (Ω) vs FREQUENCY (Hz)

2058 G26

THD +N vs Amplitude

$V_S = \pm15V$
$R_L = 10k\Omega$
$f_{IN} = 1kHz$
BW = 80kHz

THD +N (%) vs OUTPUT AMPLITUDE (V_{RMS})

$A_V = +1$
$A_V = -1$

2058 G27

Rev 0

TYPICAL PERFORMANCE CHARACTERISTICS

THD +N vs Frequency

2058 G28

THD +N vs Frequency

2058 G29

Maximum Undistorted Output Amplitude vs Frequency

2058 G30

Supply Current vs Supply Voltage

2058 G31

Supply Current vs Temperature

2058 G32

Shutdown Supply Current vs Supply Voltage

2058 G33

Supply Current vs Shutdown Control Voltage

2058 G34

Supply Current vs Shutdown Control Voltage

2058 G35

Shutdown Pin Current vs Shutdown Pin Voltage

2058 G36

Rev 0

9

TYPICAL PERFORMANCE CHARACTERISTICS

**Shutdown Pin Current
vs Supply Voltage**

2058 G37

**Output Voltage Swing High
vs Load Current**

2058 G38

**Output Voltage Swing High
vs Load Current**

2058 G39

**Output Voltage Swing Low
vs Load Current**

2058 G40

**Output Voltage Swing Low
vs Load Current**

2058 G41

**Short-Circuit Current
vs Temperature**

2058 G42

**Short-Circuit Current
vs Temperature**

2058 G43

Large Signal Response

2058 G44

$V_S = \pm 2.5V$
$V_{IN} = \pm 0.5V$
$A_V = +1$
$C_L = 200pF$

Large Signal Response

2058 G45

$V_S = \pm 15V$
$V_{IN} = \pm 5V$
$A_V = +1$
$C_L = 200pF$

Rev 0

10

TYPICAL PERFORMANCE CHARACTERISTICS

Small Signal Response

$V_S = \pm2.5V$
$V_{IN} = \pm50mV$
$A_V = +1$
$C_L = 200pF$

Small Signal Response

$V_S = \pm15V$
$V_{IN} = \pm50mV$
$A_V = +1$
$C_L = 200pF$

Small Signal Overshoot vs Capacitive Load

$V_S = \pm2.5V$
$A_V = +1$

Small Signal Overshoot vs Capacitive Load

$V_S = \pm15V$
$A_V = +1$

Output Series Resistance vs C_{LOAD} and Overshoot

$V_S = \pm2.5V...\pm15V$
$A_V = +1$
$T_A = 25°C$

BETTER STABILITY

< 30% OVERSHOOT
< 10% OVERSHOOT

Large Signal Settling Transient

$V_S = \pm15V$
$A_V = -1$
$R_F = 10k\Omega$

Large Signal Settling Transient

$V_S = \pm15V$
$A_V = -1$
$R_F = 10k\Omega$ $C_F = 22pF$

Large Signal Settling Transient

$V_S = \pm15V$
$A_V = -1$
$R_F = 10k\Omega$ $C_F = 47pF$

Large Signal Settling Transient

$V_S = \pm15V$
$A_V = -1$
$R_F = 10k\Omega$

TYPICAL PERFORMANCE CHARACTERISTICS

Large Signal Settling Transient

V_IN 8V/DIV

V_OUT WITH AVERAGING

0V

V_OUT

V_OUT 0.5mV/DIV

$V_S = \pm 15V$
$A_V = -1$
$R_F = 10k\Omega\ C_F = 22pF$

10µs/DIV

2058 G55

Large Signal Settling Transient

V_OUT

V_IN 8V/DIV

$V_S = \pm 15V$
$A_V = -1$
$R_F = 10k\Omega\ C_F = 47pF$

V_OUT WITH AVERAGING

V_OUT 0.5mV/DIV

0V

10µs/DIV

2058 G56

Crosstalk

$V_S = \pm 15V$
$V_{OUT} = 3.5\ V_{RMS}$
$A_V = +1$

$R_L = 100k\Omega$
$R_L = 1k\Omega$

FREQUENCY (Hz)

2058 G57

EMIRR IN⁺ vs Frequency

$V_S = 30V$
$A_V = +1$
$V_{IN} = -10dBm$
$V_{CM} = V_S/2$

$EMIRR = 20log(V_{IN,PEAK}/V_{OUT,DC})$

FREQUENCY (Hz)

2058 G58

Output Overload Recovery

V_IN 50mV/DIV

V_OUT 1V/DIV

$V_S = \pm 2.5V$
$A_V = -100$
$R_F = 10k\Omega$
$C_L = 100pF$

5µs/DIV

2058 G59

Output Overload Recovery

V_IN 250mV/DIV

V_OUT 5V/DIV

$V_S = \pm 15V$
$A_V = -100$
$R_F = 10k\Omega$
$C_L = 100pF$

2µs/DIV

2058 G60

Output Overload Recovery

V_IN 50mV/DIV

V_OUT 1V/DIV

$V_S = \pm 2.5V$
$A_V = -100$
$R_F = 10k\Omega$
$C_L = 100pF$

5µs/DIV

2058 G61

Output Overload Recovery

V_IN 250mV/DIV

V_OUT 5V/DIV

$V_S = \pm 15V$
$A_V = -100$
$R_F = 10k\Omega$
$C_L = 100pF$

2µs/DIV

2058 G62

Input Common Mode Capacitance vs Input Common Mode Voltage

$V_S = 5V$
$V_S = 30V$

V_{CM} (V)

2058 G63

PIN FUNCTIONS

S8E

OUTA (Pin 1): Amplifier A Output.

–INA (Pin 2): Amplifier A Inverting Input.

+INA (Pin 3): Amplifier A Noninverting Input.

V⁻ (Pin 4): Negative Power Supply.

+INB (Pin 5): Amplifier B Noninverting Input.

–INB (Pin 6): Amplifier B Inverting Input.

OUTB (Pin 7): Amplifier B Output.

V⁺ (Pin 8): Positive Power Supply.

Exposed Pad (Pin 9): Must Be Connected to V⁻.

MSE12

$\overline{SD}$ (Pin 1): Shutdown Control Pin.

V⁻ (Pin 2): Negative Power Supply.

OUTA (Pin 3): Amplifier A Output.

GUARD (Pin 4): Guard Ring. No internal connection. (See Applications Information)

–INA (Pin 5): Amplifier A Inverting Input.

+INA (Pin 6): Amplifier A Noninverting Input.

+INB (Pin 7): Amplifier B Noninverting Input.

–INB (Pin 8): Amplifier B Inverting Input.

GUARD/NC (Pin 9): Guard Ring. No internal connection. (See Application Information)

OUTB (Pin 10): Amplifier B Output.

V⁺ (Pin 11): Positive Power Supply.

SDCOM (Pin 12): Reference Voltage for $\overline{SD}$.

Exposed Pad (Pin 13): Must Be Connected to V⁻.

BLOCK DIAGRAMS

Amplifier (Each Channel)

Shutdown Circuit (MSE12 Package Only)

APPLICATIONS INFORMATION

Input Voltage Noise

Chopper stabilized amplifiers like the LTC2058 achieve low offset and 1/f noise by heterodyning DC and flicker noise to higher frequencies. In a classical chopper stabilized amplifier, this process results in idle tones at the chopping frequency and its odd harmonics.

The LTC2058 utilizes circuitry to suppress these spurious artifacts to well below the offset voltage. The typical ripple magnitude at 100kHz is much less than $1\mu V_{RMS}$.

The voltage noise spectrum of the LTC2058 is shown in Figure 1. If lower noise is required, consider the following circuit from the Typical Applications section: Paralleling Choppers to Improve Noise.

Figure 1. Input Voltage Noise Spectrum

Input Current Noise

For applications with high source impedances, input current noise can be a significant contributor to total output noise. For this reason, it is important to consider noise current interaction with circuit elements placed at the amplifier's inputs.

The current noise spectrum of the LTC2058 is shown in Figure 2. The characteristic curve shows no 1/f behavior. As with all zero-drift amplifiers, there is a significant current noise component at the offset-nulling frequency. This phenomenon is discussed in the Input Bias Current section.

It is important to note that the current noise is not equal to $\sqrt{2qI_B}$ A/$\sqrt{Hz}$. This formula is relevant for base current in bipolar transistors and diode currents; but for most

Figure 2. Input Current Noise Spectrum

chopper and auto-zero amplifiers with switched inputs, the dominant current noise mechanism is not shot noise.

Input Bias Current

The LTC2058's input bias currents are comprised of two very different constituents, diode leakage and charge injection. Leakage currents increase with temperature, while the charge injection from the switching inputs remains relatively constant with temperature. The composite of these two currents over temperature is illustrated in Figure 3.

Figure 3. Input Bias Current vs Temperature

Rev 0

APPLICATIONS INFORMATION

How the various input bias currents behave and contribute to error depends on the nature of the source impedance. For the input bias currents specified in the electrical tables, the source impedances are high value resistors bypassed with shunt filter capacitance. Figure 4 shows the effective DC error as an input referred current error (output DC voltage error divided by gain and then by the source resistance) as a function of the filter capacitance. Note that the effective DC error decreases as the capacitance increases. The added external capacitance (C_{EXT}) also reduces the input current noise as shown in Figure 2.

Another function of the input capacitance is to reduce the effects of charge injection. The charge injection based current has a frequency component at the chopping frequency and its harmonics. In time domain these frequency components appear as current pulses (appearing at regular intervals related to the chopping frequency). When these small current pulses interact with source impedances or gain setting resistors, the resulting voltage spikes are amplified by the closed loop gain. For higher source impedances, this may cause the 100kHz chopping frequency to be visible in the output spectrum, which is a phenomenon known as clock feedthrough. To prevent excessive clock feedthrough, keep gain-setting resistors and source impedances as low as possible. When DC highly resistive source impedance is required, the capacitor across the source impedance reduces the AC impedance, reducing the amplitude of the input voltage spikes. Another way to reduce clock injection effects is to bandwidth limit after the op amp output.

Injection currents from the two inputs are of equal magnitude but opposite direction. Therefore, input bias current effects on offset voltage due to injection currents will not be canceled by placing matched impedances at both inputs.

Above 50°C, leakage of the ESD protection diodes begins to dominate the input bias current and continues to increase exponentially at elevated temperatures. Unlike injection current, leakage currents are in the same direction for both inputs. Therefore, the output error due to leakage currents can be mitigated by matching the source impedances seen by the two inputs. Keep in mind that if the source-impedance-matching technique is employed to cancel the effect of the leakage currents, below 50°C there is an offset voltage error of $2I_B \times R$ due to the charge-injection currents. If $I_B = 100pA$ and $R = 10k$, the error is 2µV.

Thermocouple Effects

In order to achieve accuracy on the microvolt level, thermocouple effects must be considered. Any connection of dissimilar metals forms a thermoelectric junction and generates a small temperature-dependent voltage. Also known as the Seebeck Effect, these thermal EMFs can be the dominant error source in low drift circuits.

Connectors, switches, relay contacts, sockets, resistors, and solder are all candidates for significant thermal EMF generation. Even junctions of copper wire from different manufacturers can generate thermal EMFs of 200nV/°C, which is 8 times the maximum drift specification of the LTC2058. Figure 5 and Figure 6 illustrate the potential magnitude of these voltages and their sensitivity to temperature.

Figure 4. Input Bias Current vs Input Capacitance

APPLICATIONS INFORMATION

Figure 5. Thermal EMF Generated by Two Copper Wires from Different Manufactures

Figure 6. Solder-Copper Thermal EMFs

In order to minimize thermocouple-induced errors, attention must be given to circuit board layout and component selection. It is good practice to minimize the number of junctions in the amplifier's input signal path and avoid connectors, sockets, switches, and relays whenever possible. If such components are required, they should be selected for low thermal EMF characteristics. Furthermore, the number, type, and layout of junctions should be matched for both inputs with respect to thermal gradients on the circuit board. Doing so may involve deliberately introducing dummy junctions to offset unavoidable junctions.

Air currents can also lead to thermal gradients and cause significant noise in measurement systems. It is important to prevent airflow across sensitive circuits. Doing so will often reduce thermocouple noise substantially.

A summary of techniques can be found in Figure 7.

Leakage Effects

Leakage currents into high impedance signal nodes can easily degrade measurement accuracy of sub-nanoamp signals. High voltage and high temperature applications are especially susceptible to these issues. Quality insulation materials should be used, and insulating surfaces should be cleaned to remove fluxes and other residues. For humid environments, surface coating may be necessary to provide a moisture barrier.

*   CUT SLOTS IN PCB FOR THERMAL ISOLATION.
** INTRODUCE DUMMY JUNCTIONS AND COMPONENTS TO OFFSET UNAVOIDABLE JUNCTIONS OR CANCEL THERMAL EMFs.
†   ALIGN INPUTS SYMMETRICALLY WITH RESPECT TO THERMAL GRADIENTS.
‡   INTRODUCE DUMMY TRACES AND COMPONENTS FOR SYMMETRICAL THERMAL HEAT SINKING.
§   LOADS AND FEEDBACK CAN DISSIPATE POWER AND GENERATE THERMAL GRADIENTS. BE AWARE OF THEIR THERMAL EFFECTS.
#   COVER CIRCUIT TO PREVENT AIR CURRENTS FROM CREATING THERMAL GRADIENTS.

Figure 7. Techniques for Minimizing Thermocouple-Induced Errors

APPLICATIONS INFORMATION

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential very close to that of the inputs. The ring must be tied to a low impedance node. For inverting configurations, the guard ring should be tied to the potential of the positive input (+IN). For noninverting configurations, the guard ring should be tied to the potential of the negative input (–IN). In order for this technique to be effective, the guard ring must not be covered by solder mask. Ringing both sides of the printed circuit board may be required. See Figure 8a and Figure 8b for examples of proper layout.

ALL RESISTORS 0603

* MINIMIZE SPACING TO MAXIMIZE THE CLEARANCE BETWEEN
THE EXPOSED GUARD RING AND THE EXPOSED PAD

** $V_{ERROR} = I_{LEAK} RG$; $RG \ll Z_{SENSOR}$

§ NO LEAKAGE CURRENT, $V_{+IN} = V_{GRD}$

$$\frac{R_F}{R_G} = \frac{R'_F}{R'_G}; R'_G \ll R_G$$

ALTERNATIVE GUARD RING DRIVE CIRCUIT IF R_G MUST BE HIGH IMPEDANCE.

† LEAKAGE CURRENT

Figure 8a. Example Layout of Noninverting Amplifier with Leakage Guard Ring (Channel A Shown)

APPLICATIONS INFORMATION

Figure 8b. Example Layout of Inverting Amplifier with Leakage Guard Ring (Channel A Shown)

APPLICATIONS INFORMATION

For low leakage applications, the LTC2058 is available in an MSE12 package with a special pinout that facilitates the layout of guard ring structures. The pins adjacent to the inputs have no internal connection, allowing a guard ring to be routed through them.

Power Dissipation

Since the LTC2058 is capable of operating at 36V total supply, care should be taken with respect to power dissipation in the amplifier. When driving heavy loads at high voltages, use the $\theta_{JA}$ of the package to estimate the resulting die-temperature rise and take measures to ensure that the resulting junction temperature does not exceed specified limits. PCB metallization and heat sinking should also be considered when high power dissipation is expected. The LTC2058 is packaged in thermally-enhanced S8E and MSE12 packages. These packages feature lower package thermal resistances compared to their standard counterparts and exposed pads to facilitate heat sinking. The exposed bottom pad must be soldered to the PCB and due to its internal connection to V⁻ it is required to connect the exposed pad to V⁻. For more efficient heat sinking, it is recommended that the exposed pad have as much PCB metal connected to it as reasonably available. Thermal information for all packages can be found in the Pin Configuration section.

Electrical Overstress and Input Protection

Absolute maximum ratings should not be exceeded. Avoid driving the input and output pins beyond the rails, especially at supply voltages approaching 40V. The inputs of LTC2058 are internally protected by ESD diodes (see Block Diagrams section). The Anode of the bottom side diode is the substrate, so driving an input below the rail can induce undesired parasitic behavior. If overvoltage conditions cannot be prevented, a resistor in series with the threatened pin can be used to limit fault current to below the absolute maximum rating and reduce the possibility of device damage. This technique is shown in Figure 9.


R_{IN} LIMITS $I_{OVERLOAD}$ TO <10mA
FOR V_{IN} < 10V OUTSIDE OF THE SUPPLY RAILS.

Figure 9. Using a Resistor to Limit Input Current

The current limiting resistance should not be so high as to add noise and error voltages from interaction with input bias currents. Resistances up to 2k will not significantly impact noise or precision. Use the Figure 10 and Figure 11 (I-V Characteristics of the internal ESD diodes) to help determine the appropriate value of the resistor.

In harsh environments, reliability can be enhanced further with protection circuitry as illustrated in Figure 12. This circuit utilizes low-leakage diodes (Nexperia BAV199) to protect the input. R2 protects the external diodes, and R1 is added to limit the current which would get to the internal diodes. In this circuit R1 can be small as the applied voltage is already reduced by the external protection diodes.

In high temperature applications where the leakage currents of the internal ESD diodes dominate the input bias current, the circuit may benefit from adding an input bias cancellation resistor in the feedback path (see Typical Application Section: Input Bias Current).


**Figure 10. Differential Input Voltage VS Current**

APPLICATIONS INFORMATION

**Figure 11. ESD Protection Diode Forward Bias Voltage vs Current**

Figure 12. Input Protection Circuit Using External Diodes

Shutdown Mode

The LTC2058 in the MSE12 package features a shutdown mode for low power applications. In the OFF state, both amplifiers are shut off and draw less than 9µA of supply current per amplifier. Also in the OFF stage, both outputs present high impedances to external circuitry.

Keep in mind that during the OFF state, even with the amplifier output being high impedance, the output may still be modulated by the input signal through the input differential clamp and the feedback resistor. (Refer to the block diagram for the location of the differential clamp). Also depending on the resistor values, significant current may still be drawn from the input source.

Shutdown control is accomplished using a separate logic reference input (SDCOM) and a shutdown pin ($\overline{SD}$). This method allows for low voltage digital control logic to operate independently of the amplifier's high voltage supply rails. A summary of control logic and operating ranges is shown in Table 1 and Table 2.

Table 1. Shutdown Control Logic

SHUTDOWN PIN CONDITION	AMPLIFIER STATE
$\overline{SD}$ = Float, SDCOM = Float	ON
$\overline{SD}$ − SDCOM ≥ 2V	ON
$\overline{SD}$ − SDCOM ≤ 0.8V	OFF

Table 2. Operating Voltage Range for Shutdown Pins

	MIN	MAX
$\overline{SD}$ − SDCOM	−0.2V	5.2V
SDCOM	V⁻	V⁺ −2V
$\overline{SD}$	V⁻	V⁺

If the shutdown feature is not required, $\overline{SD}$ and SDCOM may be left floating. Internal circuitry will automatically keep the amplifier in the ON state.

For operation in noisy environments, a capacitor between $\overline{SD}$ and SDCOM is recommended to prevent noise from changing the shutdown state.

When there is a danger of $\overline{SD}$ and SDCOM being pulled beyond the supply rails, resistance in series with the shutdown pins is recommended to limit current.

TYPICAL APPLICATIONS

Low Side Current Sense Amplifier

$V_{OUT} = 101 \cdot R_{SENSE} \cdot I_{SENSE}$

2058 TA02a

Low Side Current Sense Amplifier Transfer Function

AMPLIFIER OUTPUT SATURATES
WITH DIODE SHORTED

DIODE NOT SHORTED
DIODE SHORTED
IDEAL TRANSFER
FUNCTION

V_{SENSE} (µV)

2058 TA02b

Carbon Monoxide Sensor

4CM CARBON MONOXIDE SENSOR
CITY TECHNOLOGY
70nA/ppm CO TYPICAL

TYPICAL GAIN:
2.5mV/ppm CO
MAX OUTPUT:
5V AT 2000ppmCO

SPLIT RAIL SUPPLY REQUIRED

4CM COUNTER ELECTRODE (CE)
SELF-BIASES BELOW WE POTENTIAL
$V_{WE} - V_{CE} = -0.3V$ TO -0.4 TYPICAL

2058 TA03

TYPICAL APPLICATIONS

Paralleling Choppers to Improve Noise

2058 TA04

$A_V = \left(\dfrac{R2}{R1}+1\right) \bullet \left(\dfrac{R4}{R3}+1\right)$

DC TO 10Hz NOISE = $\dfrac{200nV_{P-P}}{\sqrt{N}}$, $e_n = \dfrac{9nV/\sqrt{Hz}}{\sqrt{N}}$, $i_n = \sqrt{N} \bullet 1pA/\sqrt{Hz}$, $I_B < N \bullet 100pA$ (MAX)

WHERE N IS THE NUMBER OF PARALLELED INPUT AMPLIFIERS.

FOR N = 4, DC TO 10Hz NOISE = $100nV_{P-P}$, $e_n = 4.5nV/\sqrt{Hz}$, $i_n = 2pA/\sqrt{Hz}$, $I_B < 100pA$ (MAX).

R_5 SHOULD BE A FEW HUNDRED OHMS TO ISOLATE AMPLIFIER OUTPUTS WITHOUT CONTRIBUTING SIGNIFICANTLY TO NOISE OR I_B-INDUCED ERROR.

$\left(\dfrac{R2}{R1}+1\right) \gg \sqrt{N}$ FOR OUTPUT AMPLIFIER NOISE TO BE INSIGNIFICANT.

TYPICAL APPLICATIONS

Differential Thermocouple Amplifier

THERMOCOUPLE TEMP OF
−200°C TO 1250°C
GIVES −2V TO 12.5V V_{OUT}
ASSUMING 40µV/°C TEMPCO.
CHECK ACTUAL TEMPCO TABLE.

V_{CM} = V⁻ + 0.1V TO V⁺ − 1.5V (SMALL SIGNAL)
CMRR = 122dB (0.02°C ERROR PER VOLT)

V_{OUT} = 10mV/°C

2058 TA05

TYPICAL APPLICATIONS

Photovoltaic Module Sweep Measurement

I–V and P–V Curves

PACKAGE DESCRIPTION

S8E Package
8-Lead Plastic SOIC (Narrow .150 Inch) Exposed Pad
(Reference LTC DWG # 05-08-1857 Rev C)

RECOMMENDED SOLDER PAD LAYOUT

$\frac{.050}{(1.27)}$ BSC

$\frac{.045 \pm .005}{(1.143 \pm 0.127)}$

$\frac{.245}{(6.22)}$ MIN

$\frac{.089}{(2.26)}$ REF

$\frac{.160 \pm .005}{(4.06 \pm 0.127)}$

$\frac{.030 \pm .005}{(0.76 \pm 0.127)}$ TYP

$\frac{.118}{(2.99)}$ REF

$\frac{.189 - .197}{(4.801 - 5.004)}$ NOTE 3

.005 (0.13) MAX

8   7   6   5

$\frac{.228 - .244}{(5.791 - 6.197)}$

$\frac{.080 - .099}{(2.032 - 2.530)}$

$\frac{.150 - .157}{(3.810 - 3.988)}$ NOTE 3

1   2   3   4

$\frac{.118 - .139}{(2.997 - 3.550)}$

$\frac{.010 - .020}{(0.254 - 0.508)} \times 45°$

$\frac{.008 - .010}{(0.203 - 0.254)}$

0°– 8° TYP

$\frac{.016 - .050}{(0.406 - 1.270)}$

$\frac{.053 - .069}{(1.346 - 1.752)}$

$\frac{.004 - .010}{(0.101 - 0.254)}$

$\frac{0.0 - 0.005}{(0.0 - 0.130)}$

$\frac{.014 - .019}{(0.355 - 0.483)}$ TYP

$\frac{.050}{(1.270)}$ BSC

S8E 1015 REV C

NOTE:
1. DIMENSIONS IN $\frac{\text{INCHES}}{\text{(MILLIMETERS)}}$
2. DRAWING NOT TO SCALE
3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
   MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010" (0.254mm)

4. STANDARD LEAD STANDOFF IS 4mils TO 10mils (DATE CODE BEFORE 542)

5. LOWER LEAD STANDOFF IS 0mils TO 5mils (DATE CODE AFTER 542)

PACKAGE DESCRIPTION

MSE Package
12-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG # 05-08-1666 Rev G)

BOTTOM VIEW OF
EXPOSED PAD OPTION

2.845 ±0.102
(.112 ±.004)

0.889 ±0.127
(.035 ±.005)

0.35
REF

0.12 REF

DETAIL "B"
CORNER TAIL IS PART OF
THE LEADFRAME FEATURE.
FOR REFERENCE ONLY
NO MEASUREMENT PURPOSE

5.10
(.201)
MIN

1.651 ±0.102
(.065 ±.004)

3.20 – 3.45
(.126 – .136)

1.651 ±0.102
(.065 ±.004)

DETAIL "B"

0.42 ±0.038
(.0165 ±.0015)
TYP

0.65
(.0256)
BSC

RECOMMENDED SOLDER PAD LAYOUT

4.039 ±0.102
(.159 ±.004)
(NOTE 3)

0.406 ±0.076
(.016 ±.003)
REF

DETAIL "A"

0.254
(.010)

0° – 6° TYP

GAUGE PLANE

0.53 ±0.152
(.021 ±.006)

4.90 ±0.152
(.193 ±.006)

3.00 ±0.102
(.118 ±.004)
(NOTE 4)

DETAIL "A"

0.18
(.007)

1.10
(.043)
MAX

0.86
(.034)
REF

SEATING
PLANE

0.22 – 0.38
(.009 – .015)
TYP

0.650
(.0256)
BSC

0.1016 ±0.0508
(.004 ±.002)

MSOP (MSE12) 0213 REV G

NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
   MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
   INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL
   NOT EXCEED 0.254mm (.010") PER SIDE.