

# Quad Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O

## FEATURES

- Program or Pin-Strap Six Output Ranges  
 Unipolar: 0V to 5V, 0V to 10V  
 Bipolar: ±5V, ±10V, ±2.5V, -2.5V to 7.5V
- Maximum 16-Bit INL Error: ±1 LSB over Temperature
- Low 1μA (Maximum) Supply Current
- Guaranteed Monotonic over Temperature
- Low Glitch Impulse 1nV•s
- 2.7V to 5.5V Single Supply Operation
- 2μs Settling Time to ±1 LSB
- Parallel Interface with Readback of All Registers
- Asynchronous  $\overline{\text{CLR}}$  Pin Clears DAC Outputs to 0V in Any Output Range
- Power-On Reset to 0V
- 64-Pin 9mm × 9mm QFN Package

## APPLICATIONS

- High Resolution Offset and Gain Adjustment
- Process Control and Industrial Automation
- Automatic Test Equipment
- Data Acquisition Systems

## DESCRIPTION

The LTC<sup>®</sup>2755 is a family of quad 12-, 14-, and 16-bit multiplying parallel-input, current-output DACs. These DACs operate from a single 2.7V to 5.5V supply and are all guaranteed monotonic over temperature. The LTC2755A-16 provides 16-bit performance (±1LSB INL and DNL) over temperature without any adjustments. These SoftSpan<sup>™</sup> DACs offer six output ranges—two unipolar and four bipolar—that can be programmed through the parallel interface, or pinstrapped for operation in a single range.


The LTC2755 DACs use a bidirectional input/output parallel interface that allows readback of any internal register, including the DAC output span settings. A power-on reset circuit resets the DAC outputs to 0V when power is initially applied. A logic low on the  $\overline{\text{CLR}}$  pin asynchronously clears the DACs to 0V in any output range.

The parts are specified over commercial and industrial temperature ranges.

LT, LTC and LTM are registered trademarks of Linear Technology Corporation. SoftSpan is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7034735, 7256721.

## TYPICAL APPLICATION


Quad 16-Bit  $V_{\text{OUT}}$  DAC with Software-Selectable Ranges



SoftSpan Parallel  $I_{\text{OUT}}$  DAC Selector Guide

	SINGLE	DUAL	QUAD
Part Number	LTC2751	LTC2753	LTC2755

LTC2755-16 Integral Nonlinearity (INL)




## ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

$I_{OUT1X}, I_{OUT2X}, R_{COMX}$  to GND..... $\pm 0.3V$   
 $R_{VOSX}, R_{FBX}, R_{OFSX}, R_{INX}, REF_X$  to GND..... $\pm 15V$   
 $V_{DD}$  to GND..... $-0.3V$  to  $7V$   
 Digital Inputs and Digital I/O  
 to GND ..... $-0.3V$  to  $V_{DD}+0.3V$  (max  $7V$ )

Operating Temperature Range  
 LTC2755C.....  $0^{\circ}C$  to  $70^{\circ}C$   
 LTC2755I.....  $-40^{\circ}C$  to  $85^{\circ}C$   
 Maximum Junction Temperature.....  $125^{\circ}C$   
 Storage Temperature Range.....  $-65^{\circ}C$  to  $150^{\circ}C$

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2755CUP-12#PBF	LTC2755CUP-12#TRPBF	LTC2755UP-12	64-Lead (9mm × 9mm) Plastic QFN	$0^{\circ}C$ to $70^{\circ}C$
LTC2755IUP-12#PBF	LTC2755IUP-12#TRPBF	LTC2755UP-12	64-Lead (9mm × 9mm) Plastic QFN	$-40^{\circ}C$ to $85^{\circ}C$
LTC2755CUP-14#PBF	LTC2755CUP-14#TRPBF	LTC2755UP-14	64-Lead (9mm × 9mm) Plastic QFN	$0^{\circ}C$ to $70^{\circ}C$
LTC2755IUP-14#PBF	LTC2755IUP-14#TRPBF	LTC2755UP-14	64-Lead (9mm × 9mm) Plastic QFN	$-40^{\circ}C$ to $85^{\circ}C$
LTC2755BCUP-16#PBF	LTC2755BCUP-16#TRPBF	LTC2755UP-16	64-Lead (9mm × 9mm) Plastic QFN	$0^{\circ}C$ to $70^{\circ}C$
LTC2755BIUP-16#PBF	LTC2755BIUP-16#TRPBF	LTC2755UP-16	64-Lead (9mm × 9mm) Plastic QFN	$-40^{\circ}C$ to $85^{\circ}C$
LTC2755ACUP-16#PBF	LTC2755ACUP-16#TRPBF	LTC2755UP-16	64-Lead (9mm × 9mm) Plastic QFN	$0^{\circ}C$ to $70^{\circ}C$
LTC2755AIUP-16#PBF	LTC2755AIUP-16#TRPBF	LTC2755UP-16	64-Lead (9mm × 9mm) Plastic QFN	$-40^{\circ}C$ to $85^{\circ}C$

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandree/>

## ELECTRICAL CHARACTERISTICS

$V_{DD} = 5V$ ,  $V_{REF} = 5V$  unless otherwise specified. The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ C$ .

SYMBOL	PARAMETER	CONDITIONS	LTC2755-12			LTC2755-14			LTC2755B-16			LTC2755A-16			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>Static Performance</b>															
	Resolution		●	12		14		16		16				Bits	
	Monotonicity		●	12		14		16		16				Bits	
DNL	Differential Nonlinearity		●		±1		±1		±1		±0.2	±1		LSB	
INL	Integral Nonlinearity		●		±1		±1		±2		±0.4	±1		LSB	
GE	Gain Error	All Output Ranges	●	±0.5	±2		±1	±5		±20		±2	±12	LSB	
GE <sub>TC</sub>	Gain Error Temperature Coefficient	ΔGain/ΔTemp		±0.6			±0.6		±0.6		±0.6			ppm/°C	
BZE	Bipolar Zero Error	All Bipolar Ranges	●	±0.2	±1		±0.5	±3		±12		±1	±8	LSB	
BZS <sub>TC</sub>	Bipolar Zero Temperature Coefficient			±0.5			±0.5		±0.5		±0.5			ppm/°C	
PSR	Power Supply Rejection	$V_{DD} = 5V, \pm 10\%$ $V_{DD} = 3V, \pm 10\%$	●		±0.025		±0.1		±0.4		±0.03	±0.2		LSB/V	
			●		±0.06		±0.25		±1		±0.1	±0.5		LSB/V	
I <sub>LKG</sub>	I <sub>OUT1</sub> Leakage Current	$T_A = 25^\circ C$ $T_{MIN}$ to $T_{MAX}$	●	±0.05	±2		±0.05	±2		±0.05	±2		±2	nA	
			●		±5		±5		±5		±5		±5	nA	
C <sub>IOUT1</sub>	Output Capacitance	Full-Scale Zero Scale		75		75		75		75		75		pF	
				45		45		45		45		45		pF	

$V_{DD} = 5V$ ,  $V_{REF} = 5V$  unless otherwise specified. The ● denotes specifications that apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ C$ .

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Resistances (Note 3)</b>						
R1, R2, R3, R4	Reference Inverting Resistors	(Note 4)	●	16	20	kΩ
R <sub>REF</sub>	DAC Input Resistance		●	8	10	kΩ
R <sub>FB</sub>	Feedback Resistor	(Note 3)	●	8	10	kΩ
R <sub>OFS</sub>	Bipolar Offset Resistor	(Note 3)	●	16	20	kΩ
R <sub>VOS</sub>	Offset Adjust Resistor		●	800	1000	kΩ

### Dynamic Performance

	Output Settling Time	0V to 10V Range, 10V Step. To ±0.0015% FS (Note 5)		2		μs
	Glitch Impulse	(Note 6)		1		nV•s
	Digital-to-Analog Glitch Impulse	(Note 7)		1		nV•s
	Reference Multiplying BW	0V to 5V Range, $V_{REF} = 3V_{RMS}$ , code = Full Scale, -3dB BW		2		MHz
	Multiplying Feedthrough Error	0V to 5V Range, $V_{REF} = \pm 10V$ , 10kHz Sine Wave		0.5		mV
	Analog Crosstalk	(Note 8)		-109		dB
THD	Total Harmonic Distortion	(Note 9) Multiplying		-110		dB
	Output Noise Voltage Density	(Note 10) at I <sub>OUT1</sub>		13		nV/√Hz

## ELECTRICAL CHARACTERISTICS

$V_{DD} = 5V$ ,  $V_{REF} = 5V$  unless otherwise specified. The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Power Supply</b>						
$V_{DD}$	Supply Voltage		●	2.7	5.5	V
$I_{DD}$	Supply Current, $V_{DD}$	Digital Inputs = 0V or $V_{DD}$	●	0.5	1	$\mu\text{A}$
<b>Digital Inputs</b>						
$V_{IH}$	Digital Input High Voltage	$3.3V \leq V_{DD} \leq 5.5V$ $2.7V \leq V_{DD} < 3.3V$	● ●	2.4 2		V V
$V_{IL}$	Digital Input Low Voltage	$4.5V < V_{DD} \leq 5.5V$ $2.7V \leq V_{DD} \leq 4.5V$	● ●		0.8 0.6	V V
$I_{IN}$	Digital Input Current	$V_{IN} = \text{GND to } V_{DD}$	●		$\pm 1$	$\mu\text{A}$
$C_{IN}$	Digital Input Capacitance	$V_{IN} = 0V$ (Note 11)	●		6	pF
<b>Digital Outputs</b>						
$V_{OH}$	$I_{OH} = 200\mu\text{A}$	$2.7V \leq V_{DD} \leq 5.5V$	●	$V_{DD} - 0.4$		V
$V_{OL}$	$I_{OL} = 200\mu\text{A}$	$2.7V \leq V_{DD} \leq 5.5V$	●		0.4	V

## TIMING CHARACTERISTICS

The ● denotes specifications that apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{DD} = 4.5V$ to $5.5V$						
<b>Write and Update Timing</b>						
$t_1$	I/O Valid to $\overline{WR}$ Rising Edge Set-Up		●	7		ns
$t_2$	I/O Valid to $\overline{WR}$ Rising Edge Hold		●	7		ns
$t_3$	$\overline{WR}$ Pulse Width Low		●	15		ns
$t_4$	UPD Pulse Width High		●	15		ns
$t_5$	UPD Falling Edge to $\overline{WR}$ Falling Edge	No Data Shoot-Through	●	0		ns
$t_6$	$\overline{WR}$ Rising Edge to UPD Rising Edge	(Note 11)	●	0		ns
$t_7$	$\overline{D}/S$ Valid to $\overline{WR}$ Falling Edge Set-Up Time		●	7		ns
$t_8$	$\overline{WR}$ Rising Edge to $\overline{D}/S$ Valid Hold Time		●	7		ns
$t_9$	A2-A0 Valid to $\overline{WR}$ Falling Edge Setup Time		●	5		ns
$t_{10}$	$\overline{WR}$ Rising Edge to A2-A0 Valid Hold Time		●	0		ns
$t_{11}$	A2-A0 Valid to UPD Rising Edge Setup Time		●	9		ns
$t_{12}$	UPD Falling Edge to A2-A0 Valid Hold Time		●	7		ns
<b>Readback Timing</b>						
$t_{13}$	$\overline{WR}$ Rising Edge to READ Rising Edge		●	7		ns
$t_{14}$	READ Falling Edge to $\overline{WR}$ Falling Edge	(Note 11)	●	20		ns
$t_{15}$	READ Rising Edge to I/O Propagation Delay	$C_L = 10\text{pF}$	●		40	ns
$t_{26}$	A2-A0 Valid to READ Rising Edge Setup Time		●	20		ns
$t_{27}$	READ Falling to A2-A0 Valid Hold Time	(Note 11)	●	0		ns

## TIMING CHARACTERISTICS

The ● denotes specifications that apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>17</sub>	UPD Valid to I/O Propagation Delay	$C_L = 10\text{pF}$	●			26	ns
t <sub>18</sub>	$\overline{D}/S$ Valid to READ Rising Edge	(Note 11)	●	7			ns
t <sub>19</sub>	READ Rising Edge to UPD Rising Edge	No Update	●	0			ns
t <sub>20</sub>	UPD Falling Edge to READ Falling Edge	No Update	●	0			ns
t <sub>22</sub>	READ Falling Edge to UPD Rising Edge	(Note 11)	●	7			ns
t <sub>23</sub>	I/O Bus Hi-Z to READ Rising Edge	(Note 11)	●	0			ns
t <sub>24</sub>	READ Falling Edge to I/O Bus Active	(Note 11)	●	20			ns

### CLR Timing

t <sub>25</sub>	CLR Pulse Width Low		●	15			ns
-----------------	---------------------	--	---	----	--	--	----

### $V_{DD} = 2.7\text{V to }3.3\text{V}$

#### Write and Update Timing

t <sub>1</sub>	I/O Valid to $\overline{WR}$ Rising Edge Set-Up		●	15			ns
t <sub>2</sub>	I/O Valid to $\overline{WR}$ Rising Edge Hold		●	15			ns
t <sub>3</sub>	$\overline{WR}$ Pulse Width Low		●	30			ns
t <sub>4</sub>	UPD Pulse Width High		●	30			ns
t <sub>5</sub>	UPD Falling Edge to $\overline{WR}$ Falling Edge	No Data Shoot-Through	●	0			ns
t <sub>6</sub>	$\overline{WR}$ Rising Edge to UPD Rising Edge	(Note 11)	●	0			ns
t <sub>7</sub>	$\overline{D}/S$ Valid to $\overline{WR}$ Falling Edge Set-Up Time		●	7			ns
t <sub>8</sub>	$\overline{WR}$ Rising Edge to $\overline{D}/S$ Valid Hold Time		●	7			ns
t <sub>9</sub>	A2-A0 Valid to $\overline{WR}$ Falling Edge Setup Time		●	7			ns
t <sub>10</sub>	$\overline{WR}$ Rising Edge to A2-A0 Valid Hold Time		●	0			ns
t <sub>11</sub>	A2-A0 Valid to UPD Rising Edge Setup Time		●	15			ns
t <sub>12</sub>	UPD Falling Edge to A2-A0 Valid Hold Time		●	15			ns

#### Readback Timing

t <sub>13</sub>	$\overline{WR}$ Rising Edge to Read Rising Edge		●	10			ns
t <sub>14</sub>	Read Falling Edge to $\overline{WR}$ Falling Edge	(Note 11)	●	35			ns
t <sub>15</sub>	Read Rising Edge to I/O Propagation Delay	$C_L = 10\text{pF}$	●			55	ns
t <sub>26</sub>	A2-A0 Valid to READ Rising Edge Setup Time		●	35			ns
t <sub>27</sub>	READ Falling to A2-A0 Valid Hold Time	(Note 11)	●	0			ns
t <sub>17</sub>	UPD Valid to I/O Propagation Delay	$C_L = 10\text{pF}$	●			45	ns
t <sub>18</sub>	$\overline{D}/S$ Valid to Read Rising Edge	(Note 11)	●	12			ns
t <sub>19</sub>	Read Rising Edge to UPD Rising Edge	No Update	●	0			ns
t <sub>20</sub>	UPD Falling Edge to Read Falling Edge	No Update	●	0			ns

## TIMING CHARACTERISTICS The ● denotes specifications that apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>V<sub>DD</sub> = 2.7V to 3.3V</b>						
t <sub>22</sub>	READ Falling Edge to UPD Rising Edge	(Note 11)	●	10		ns
t <sub>23</sub>	I/O Bus Hi-Z to Read Rising Edge	(Note 11)	●	0		ns
t <sub>24</sub>	Read Falling Edge to I/O Bus Active	(Note 11)	●	35		ns
<b>CLR Timing</b>						
t <sub>25</sub>	CLR Pulse Width Low		●	20		ns

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Continuous operation above the specified maximum operating junction temperature may impair device reliability.

**Note 3:** Because of the proprietary SoftSpan switching architecture, the measured resistance looking into each of the specified pins is constant for all output ranges if the I<sub>OUT1X</sub> and I<sub>OUT2X</sub> pins are held at ground.

**Note 4:** R1 measured from R<sub>IN1</sub> to R<sub>COM1</sub>; R2 measured from REFA to R<sub>COM1</sub>; R3 measured from R<sub>IN2</sub> to R<sub>COM2</sub>; R4 measured from REFC to R<sub>COM2</sub>.

**Note 5:** Using LT1469 with C<sub>FEEDBACK</sub> = 15pF. A ±0.0015% settling time of 1.7μs can be achieved by optimizing the time constant on an individual basis. See Application Note 74, [Component and Measurement Advances Ensure 16-Bit DAC Settling Time](#).

**Note 6:** Measured at the major carry transition, 0V to 5V range. Output amplifier: LT1469; C<sub>FB</sub> = 27pF

**Note 7:** Full-scale transition; REF = 0V.

**Note 8:** Analog Crosstalk is defined as the AC voltage ratio V<sub>OUTB</sub>/V<sub>REFA</sub>, expressed in dB. REFB is grounded, and DAC B is set to 0V-5V span and zero-, mid- or full- scale code. V<sub>REFA</sub> is a 3V<sub>RMS</sub>, 1kHz sine wave. Crosstalk between other DAC channels is similar or better.




**Note 9:** REF = 6V<sub>RMS</sub> at 1kHz. 0V to 5V range. DAC code = FS. Output amplifier = LT1469.

**Note 10:** Calculation from V<sub>n</sub> = √4kTRB, where k = 1.38E-23 J/°K (Boltzmann constant), R = resistance (Ω), T = temperature (°K), and B = bandwidth (Hz). 0V to 5V Range; zero-, mid-, or full- scale.

**Note 11:** Guaranteed by design, not subject to test.

## TYPICAL PERFORMANCE CHARACTERISTICS T<sub>A</sub> = 25°C, unless otherwise noted.


### LTC2755-16




**TYPICAL PERFORMANCE CHARACTERISTICS**  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

LTC2755-16


**DNL vs Temperature**




**Bipolar Zero vs Temperature**




**Gain Error vs Temperature**




**INL vs VREF**




**DNL vs VREF**



**INL vs VDD**





**Multiplying Frequency Response vs Digital Code**





# LTC2755

## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$ , unless otherwise noted.




### LTC2755-14



### LTC2755-12





### LTC2755-12, LTC2755-14, LTC2755-16





## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$ , unless otherwise noted.

LTC2755-12, LTC2755-14, LTC2755-16



## PIN FUNCTIONS

**S2 (Pin 1):** Span I/O Bit 2. Pins S0, S1 and S2 are used to program and to read back the output ranges of the DACs.

**I<sub>OUT2A</sub> (Pin 2):** DAC A Current Output Complement. Tie I<sub>OUT2A</sub> to ground.

**GND (Pin 3):** Shield Ground, provides necessary shielding for I<sub>OUT2A</sub>. Tie to ground.

**D3-D11 (Pins 4-12): LTC2755-12 Only.** DAC Input/Output Data Bits. These I/O pins set and read back the DAC code. D11 is the MSB.

**D5-D13 (Pins 4-12): LTC2755-14 Only.** DAC Input/Output Data Bits. These I/O pins set and read back the DAC code. D13 is the MSB.

**D7-D15 (Pins 4-12): LTC2755-16 Only.** DAC Input/Output Data Bits. These I/O pins set and read back the DAC code. D15 is the MSB.

**GND (Pin 13):** Shield Ground, provides necessary shielding for I<sub>OUT2D</sub>. Tie to ground.

**I<sub>OUT2D</sub> (Pin 14):** DAC D Current Output Complement. Tie I<sub>OUT2D</sub> to ground.

**V<sub>DD</sub> (Pin 15):** Positive Supply Input;  $2.7\text{V} \leq V_{\text{DD}} \leq 5.5\text{V}$ . Requires a 0.1µF bypass capacitor to GND.

**A2 (Pin 16):** DAC Address Bit 2. See Table 3.

**A1 (Pin 17):** DAC Address Bit 1. See Table 3.

**A0 (Pin 18):** DAC Address Bit 0. See Table 3.

**GND (Pin 19):** Ground. Tie to ground.

**CLR (Pin 20):** Asynchronous Clear. When  $\overline{\text{CLR}}$  is taken to a logic low, the data registers are reset to the zero-volt code ( $V_{\text{OUT}} = 0\text{V}$ ) for the present output range.

**REFD (Pin 21):** Reference Input for DAC D. The impedance looking into this pin is 10k to ground. For normal operation tie this pin to the negative reference voltage at the output of reference inverting amplifier A2 (see Typical Applications). Typically  $-5\text{V}$ ; accepts up to  $\pm 15\text{V}$ .

**R<sub>OFSD</sub> (Pin 22):** Bipolar Offset Network for DAC D. This pin provides the translation of the output voltage range for bipolar spans. Accepts up to  $\pm 15\text{V}$ ; for normal operation tie to the positive reference voltage at R<sub>IN2</sub> (Pin 32). The impedance looking into this pin is 20k to ground.

**R<sub>FBD</sub> (Pin 23):** DAC D Feedback Resistor. For normal operation tie to the output of the I/V converter amplifier for DAC D (see Typical Applications). The DAC output current from I<sub>OUT1D</sub> flows through the feedback resistor to the R<sub>FBD</sub> pin. The impedance looking into this pin is 10k to ground.

**I<sub>OUT1D</sub> (Pin 24):** DAC D Current Output. This pin is a virtual ground when the DAC is operating and should reside at 0V. For normal operation tie to the negative input of the I/V converter amplifier for DAC D (see Typical Applications).

## PIN FUNCTIONS

**R<sub>VO<sub>SD</sub></sub> (Pin 25):** DAC D Offset Adjust. Nominal input range is  $\pm 5V$ . The impedance looking into this pin is 1M to ground. If not used, tie R<sub>VO<sub>SD</sub></sub> to ground.

**R<sub>VO<sub>SC</sub></sub> (Pin 26):** DAC C Offset Adjust. Nominal input range is  $\pm 5V$ . The impedance looking into this pin is 1M to ground. If not used, tie R<sub>VO<sub>SC</sub></sub> to ground.

**I<sub>OUT1C</sub> (Pin 27):** DAC C Current Output. This pin is a virtual ground when the DAC is operating and should reside at 0V. For normal operation tie to the negative input of the I/V converter amplifier for DAC C (see Typical Applications).

**R<sub>FBC</sub> (Pin 28):** DAC C Feedback Resistor. For normal operation tie to the output of the I/V converter amplifier for DAC C (see Typical Applications). The DAC output current from I<sub>OUT1C</sub> flows through the feedback resistor to the R<sub>FBC</sub> pin. The impedance looking into this pin is 10k to ground.

**R<sub>OFSC</sub> (Pin 29):** Bipolar Offset Network for DAC C. This pin provides the translation of the output voltage range for bipolar spans. Accepts up to  $\pm 15V$ ; for normal operation tie to the positive reference voltage at R<sub>IN2</sub> (Pin 32). The impedance looking into this pin is 20k to ground.

**REFC (Pin 30):** Reference Input for DAC C, and connection for internal reference inverting resistor R4. The 20k resistor R4 is connected internally from R<sub>COM2</sub> to REFC. For normal operation tie this pin to the output of reference inverting amplifier A2 (see Typical Applications). Typically  $-5V$ ; accepts up to  $\pm 15V$ . The impedance looking into this pin is 10k to ground (R<sub>IN2</sub> and R<sub>COM2</sub> floating).

**R<sub>COM2</sub> (Pin 31):** Center Tap Point for the Reference Amplifier A2 Inverting Resistors. The 20k reference inverting resistors R3 and R4 are connected internally from R<sub>IN2</sub> to R<sub>COM2</sub> and from R<sub>COM2</sub> to REFC, respectively (see Block Diagram). For normal operation tie R<sub>COM2</sub> to the negative input of external reference inverting amplifier A2 (see Typical Applications).

**R<sub>IN2</sub> (Pin 32):** Input Resistor R3 for Reference Inverting Amplifier A2. The 20k resistor R3 is connected internally from R<sub>IN2</sub> to R<sub>COM2</sub>. For normal operation tie R<sub>IN2</sub> to the external reference voltage V<sub>REF2</sub> (see Typical Applications). Typically 5V; accepts up to  $\pm 15V$ .

**MSPAN (Pin 33):** Manual Span Control Pin. MSPAN is used to configure the LTC2755 for operation in a single, fixed

output range. When configured for single-span operation, the output range is set via hardware pin strapping. The span I/O port's input, and DAC, registers are transparent and do not respond to write or update commands.

To configure the part for single-span use, tie MSPAN directly to V<sub>DD</sub>. If MSPAN is instead connected to GND (SoftSpan configuration), the output ranges are set and verified by using write, update and read operations. See Manual Span Configuration in the Operation section. MSPAN must be connected either directly to GND (SoftSpan configuration) or V<sub>DD</sub>, Pin 15 (single-span configuration).

**I<sub>OUT2C</sub> (Pin 34):** DAC C Current Output Complement. Tie I<sub>OUT2C</sub> to ground.

**GND (Pin 35):** Shield Ground, provides necessary shielding for I<sub>OUT2C</sub>. Tie to ground.

**D0-D2 (Pins 36-38): LTC2755-12 Only.** DAC Input/Output Data Bits. These I/O pins set and read back the DAC code. D0 is the LSB.

**D0-D4 (Pins 36-40): LTC2755-14 Only.** DAC Input/Output Data Bits. These I/O pins set and read back the DAC code. D0 is the LSB.

**D0-D6 (Pins 36-42): LTC2755-16 Only.** DAC Input/Output Data Bits. These I/O pins set and read back the DAC code. D0 is the LSB.

**NC (Pins 39-44): LTC2755-12 Only.** No Internal Connection.

**NC (Pins 41-44): LTC2755-14 Only.** No Internal Connection.

**NC (Pins 43-44): LTC2755-16 Only.** No Internal Connection.

**GND (Pin 45):** Shield Ground, provides necessary shielding for I<sub>OUT2B</sub>. Tie to ground.

**I<sub>OUT2B</sub> (Pin 46):** DAC B Current Output Complement. Tie I<sub>OUT2B</sub> to ground.

**S0 (Pin 47):** Span I/O Bit 0. Pins S0, S1 and S2 are used to program and to read back the output ranges of the DACs.

**$\bar{D}/S$  (Pin 48):** Data/Span Select. This pin is used to select the data I/O port or the span I/O port (D0 to D15 or S0 to S2, respectively), along with their respective dedicated registers, for write and read operations. Update operations ignore  $\bar{D}/S$ , since all updates affect both data and span registers. See Table 1. For single-span operation, tie  $\bar{D}/S$  to ground.

## PIN FUNCTIONS

**READ (Pin 49):** Read Pin. When READ is asserted high, the data I/O (D0-D15) or span I/O (S0-S2) port outputs the contents of the selected register (see Table 1). For single-span operation, readback of the span I/O pins is disabled, since they must be tied directly to GND and/or  $V_{DD}$ .

**UPD (Pin 50):** Update and Buffer Select Pin. When UPD is asserted high with READ held low, the contents of the addressed DAC's input registers (both data and span) are copied into their respective DAC registers. The output of the DAC is updated, reflecting the new DAC register values.

When READ is held high (during a read operation), the update function is disabled and the UPD pin functions as a buffer selector—logic low to read back the input register, high to read back the DAC register. See Readback in the Operation section.

**WR (Pin 51):** Active Low Write Pin. A Write operation copies the data present on the data or span I/O pins (D0-D15 or S0-S2, respectively) into the associated input register. When READ is high, the Write function is disabled.

**S1 (Pin 52):** Span I/O Bit 1. Pins S0, S1 and S2 are used to program and to read back the output ranges of the DACs.

**REFB (Pin 53):** Reference Input for DAC B. The impedance looking into this pin is 10k to ground. For normal operation tie this pin to the negative reference voltage at the output of reference inverting amplifier A1 (see Typical Applications). Typically  $-5V$ ; accepts up to  $\pm 15V$ .

**R<sub>OFBS</sub> (Pin 54):** Bipolar Offset Network for DAC B. This pin provides the translation of the output voltage range for bipolar spans. Accepts up to  $\pm 15V$ ; for normal operation tie to the positive reference voltage at  $R_{IN1}$  (Pin 64). The impedance looking into this pin is 20k to ground.

**R<sub>FBB</sub> (Pin 55):** DAC B Feedback Resistor. For normal operation tie to the output of the I/V converter amplifier for DAC B (see Typical Applications). The DAC output current from  $I_{OUT1B}$  flows through the feedback resistor to the  $R_{FBB}$  pin. The impedance looking into this pin is 10k to ground.

**I<sub>OUT1B</sub> (Pin 56):** DAC B Current Output. This pin is a virtual ground when the DAC is operating and should reside at 0V. For normal operation tie to the negative input of the I/V converter amplifier for DAC B (see Typical Applications).

**R<sub>VOSB</sub> (Pin 57):** DAC B Offset Adjust. Nominal input range is  $\pm 5V$ . The impedance looking into this pin is 1M to ground. If not used, tie  $R_{VOSB}$  to ground.

**R<sub>VOSA</sub> (Pin 58):** DAC A Offset Adjust. Nominal input range is  $\pm 5V$ . The impedance looking into this pin is 1M to ground. If not used, tie  $R_{VOSA}$  to ground.

**I<sub>OUT1A</sub> (Pin 59):** DAC A Current Output. This pin is a virtual ground when the DAC is operating and should reside at 0V. For normal operation tie to the negative input of the I/V converter amplifier for DAC A (see Typical Applications).

**R<sub>FBA</sub> (Pin 60):** DAC A Feedback Resistor. For normal operation tie to the output of the I/V converter amplifier for DAC A (see Typical Applications). The DAC output current from  $I_{OUT1A}$  flows through the feedback resistor to the  $R_{FBA}$  pin. The impedance looking into this pin is 10k to ground.

**R<sub>OFSA</sub> (Pin 61):** Bipolar Offset Network for DAC A. This pin provides the translation of the output voltage range for bipolar spans. Accepts up to  $\pm 15V$ ; for normal operation tie to the positive reference voltage at  $R_{IN1}$  (Pin 64). The impedance looking into this pin is 20k to ground.


**REFA (Pin 62):** Reference Input for DAC A, and connection for internal reference inverting resistor R2. The 20k resistor R2 is connected internally from RCOM1 to REFA. For normal operation tie this pin to the output of reference inverting amplifier A1 (see Typical Applications). Typically  $-5V$ ; accepts up to  $\pm 15V$ . The impedance looking into this pin is 10k to ground (RIN1 and RCOM1 floating).

**R<sub>COM1</sub> (Pin 63):** Center Tap Point for Reference Amplifier A1 Inverting Resistors. The 20k reference inverting resistors R1 and R2 are connected internally from RIN1 to RCOM1 and from RCOM1 to REFA, respectively (see Block Diagram). For normal operation tie RCOM1 to the negative input of external reference inverting amplifier A1 (see Typical Applications).

**R<sub>IN1</sub> (Pin 64):** Input Resistor R1 for Reference Inverting Amplifier A1. The 20k resistor R1 is connected internally from RIN1 to RCOM1. For normal operation tie RIN1 to the external reference voltage VREF1 (see Typical Applications). Typically 5V; accepts up to  $\pm 15V$ .


**Exposed Pad (Pin 65):** Ground. The Exposed Pad must be soldered to the PCB.

## BLOCK DIAGRAM




# TIMING DIAGRAMS

## Write, Update and Clear Timing



## Readback Timing



## OPERATION

### Output Ranges

The LTC2755 is a quad current-output, parallel-input precision multiplying DAC with selectable output ranges. Ranges can either be programmed in software for maximum flexibility, or hardwired through pin-strapping for greatest ease of use. Two unipolar ranges are available (0V to 5V and 0V to 10V), and four bipolar ranges ( $\pm 2.5V$ ,  $\pm 5V$ ,  $\pm 10V$  and  $-2.5V$  to  $7.5V$ ). These ranges are obtained when an external precision 5V reference is used. When a reference voltage of 2V is used, the ranges become: 0V to 2V, 0V to 4V,  $\pm 1V$ ,  $\pm 2V$ ,  $\pm 4V$  and  $-1V$  to 3V. The output ranges are linearly scaled for references other than 2V and 5V.

### Digital Section

The LTC2755 has 4 internal registers for each DAC, a total of 16 registers (see Block Diagram). Each DAC channel has two sets of double-buffered registers—one set for the data, and one set for the span (output range) of the DAC. The double-buffered feature provides the capability to simultaneously update the span and code, which allows smooth voltage transitions when changing output ranges. It also permits the simultaneous updating of multiple DACs.

Each set of double-buffered registers comprises an input register and a DAC register. The input registers are holding buffers—when data is loaded into an input register via a write operation, the DAC outputs are not affected.

The contents of a DAC register, on the other hand, directly control the DAC output voltage or output range. The contents of the DAC registers are changed by copying the contents of an input register into its associated DAC register via an update operation.

### Write and Update Operations

The data input register of the addressed DAC is loaded directly from a 16-bit microprocessor bus by holding the  $\overline{D/S}$  pin low and pulsing the  $\overline{WR}$  pin low (write operation). The DAC register is loaded by pulsing the UPD pin high (update operation), which copies the data held in the input register into the DAC register. Note that updates always include both data and span; but the DAC register values will not change unless the associated input register values have previously been changed via a write operation.

Loading the span input register is accomplished similarly, holding the  $\overline{D/S}$  pin high and pulsing the  $\overline{WR}$  pin low. The span and data register structures are the same except for the number of parallel bits—the span registers have 3 bits, while the data registers have 12, 14 or 16 bits.

To make both registers transparent for flowthrough mode, tie  $\overline{WR}$  low and UPD high. However, this defeats the deglitcher operation and output glitch impulse may increase. The deglitcher is activated on the rising edge of the UPD pin.

The interface also allows the use of the input and DAC registers in a master-slave, or edge-triggered, configuration. This mode of operation occurs when  $\overline{WR}$  and UPD are tied together and driven by a single clock signal. The data bits are loaded into the input register on the falling edge of the clock and then loaded into the DAC register on the rising edge.

It is possible to control both data and span on one 16-bit wide data bus by allowing span pins S2 to S0 to share bus lines with the data LSBs (D2 to D0). No write or read operation includes both span and data, so there cannot be a conflict.

The asynchronous clear pin resets all DACs to 0V in any output range.  $\overline{CLR}$  resets all data registers, while leaving the span registers undisturbed.




Figure 1. Using MSPAN to Configure the LTC2755 for Single-Span Operation ( $\pm 10V$  Range).

## OPERATION

These devices also have a power-on reset that initializes all DACs to  $V_{OUT} = 0V$  in any output range. The DACs power up in the 0V-5V range if the part is in SoftSpan configuration; for manual span (see Manual Span Configuration below), the DACs power up in the manually-chosen range at the appropriate code.

### Manual Span Configuration

Multiple output ranges are not needed in some applications. To configure the LTC2755 for single-span operation, tie the MSPAN pin to  $V_{DD}$  and the  $\bar{D}/S$  pin to GND. The desired output range is then specified by the span I/O pins (S0, S1 and S2) as usual, but the pins are programmed by tying directly to GND or  $V_{DD}$  (see Figure 1 and Table 2). In this configuration, all DAC channels will initialize to the chosen output range at power-up, with  $V_{OUT} = 0V$ .

When configured for manual span operation, span pin readback is disabled.

### Readback

The contents of any one of the 16 interface registers can be read back from the I/O ports.

The I/O pins are grouped into two ports: data and span. The data I/O port comprises pins D0-D11, D0-D13 or D0-D15 (LTC2755-12, LTC2755-14 or LTC2755-16, respectively). The span I/O port comprises pins S0, S1 and S2 for all parts.

Each DAC channel has a set of data registers that are controlled and read back from the data I/O port; and a set of span registers that are controlled and read back from the span I/O port. The register structure is shown in the Block Diagram.

A readback operation is initiated by asserting READ to logic high after selecting the desired DAC channel and I/O port. The I/O pins, which are high-impedance digital inputs when READ is low, selectively change to low-impedance logic outputs during readback.

Select the DAC channel with address pins A0, A1 and A2, and select the I/O port (data or span) to be read back with

the  $\bar{D}/S$  pin. The selected I/O port's pins become logic outputs during readback, while the unselected I/O port's pins remain high-impedance inputs.

With the DAC channel and I/O port selected, assert READ high and select the desired input or DAC register using the UPD pin. Note that UPD is a two function pin—the update function is only available when READ is low. When READ is high, the update function is disabled and the UPD pin instead selects the input or DAC register for readback. Table 1 shows the readback functions for the LTC2755.

**Table 1. Write, Update and Read Functions**

READ	$\bar{D}/S$	WR	UPD	SPAN I/O	DATA I/O
0	0	0	0	-	Write to Input Register
0	0	0	1	-	Write/Update (Transparent)
0	0	1	0	-	-
0	0	1	1	Update DAC Register	Update DAC Register
0	1	0	0	Write to Input Register	-
0	1	0	1	Write/Update (Transparent)	-
0	1	1	0	-	-
0	1	1	1	Update DAC register	Update DAC Register
1	0	X	0	-	Read Input Register
1	0	X	1	-	Read DAC Register
1	1	X	0	Read Input Register	-
1	1	X	1	Read DAC Register	-

X = Don't Care

The most common readback task is to check the contents of an input register after writing to it, before updating the new data to the DAC register. To do this, hold UPD low and assert READ high. The contents of the selected port's input register are output to its I/O pins.

To read back the contents of a DAC register, hold UPD low and assert READ high, then bring UPD high to select the DAC register. The contents of the selected DAC register are output by the selected port's I/O pins. Note: if no update is desired after the readback operation, UPD must be returned low before bringing READ low; otherwise the UPD pin will revert to its primary function and update the DAC.

## OPERATION

### System Offset Adjustment

Many systems require compensation for overall system offset. The  $R_{VOSX}$  offset adjustment pins are provided for this purpose. For noise immunity and ease of adjustment, the control voltage is attenuated to the DAC output:

$$V_{OS} = -0.01 \cdot V(R_{VOSX}) \text{ [0V to 5V, } \pm 2.5\text{V spans]}$$

$$V_{OS} = -0.02 \cdot V(R_{VOSX}) \text{ [0V to 10V, } \pm 5\text{V, } -2.5\text{V to 7.5V spans]}$$

$$V_{OS} = -0.04 \cdot V(R_{VOSX}) \text{ [} \pm 10\text{V span]}$$

The nominal input range of this pin is  $\pm 5\text{V}$ ; other reference voltages of up to  $\pm 15\text{V}$  may be used if needed. The  $R_{VOSX}$  pins have an input impedance of  $1\text{M}\Omega$ . To preserve the settling performance of the LTC2755, drive this pin with a Thevenin-equivalent impedance of  $10\text{k}$  or less. Short any unused  $R_{VOSX}$  system offset adjustment pins to GND.

**Table 2. Span Codes**

S2	S1	S0	SPAN
0	0	0	Unipolar 0V to 5V
0	0	1	Unipolar 0V to 10V
0	1	0	Bipolar -5V to 5V
0	1	1	Bipolar -10V to 10V
1	0	0	Bipolar -2.5V to 2.5V
1	0	1	Bipolar -2.5V to 7.5V

Codes not shown are reserved and should not be used.

**Table 3. Address Codes**

A2	A1	A0	DAC CHANNEL
0	0	0	DAC A
0	0	1	DAC B
0	1	0	DAC C
0	1	1	DAC D
1	1	1	ALL DACs*


Codes not shown are reserved and should not be used.

\*If readback is taken using the ALL DACs address, the LTC2755 defaults to DAC A.




## OPERATION—EXAMPLES


1. Load  $\pm 5V$  range with the output at  $0V$ . Note that since span and code are updated together, the output, if started at  $0V$ , will stay there. The 16-Bit DAC code is shown in hex for compactness.



2. Load  $\pm 10V$  range with the output at  $5V$ , changing to  $-5V$ .



3. Write and update midscale code in  $0V$  to  $5V$  range ( $V_{OUT} = 2.5V$ ) using readback to check the contents of the input and DAC registers before updating.



## APPLICATIONS INFORMATION

### Op Amp Selection

Because of the extremely high accuracy of the 16-bit LTC2755-16, careful thought should be given to op amp selection in order to achieve the exceptional performance of which the part is capable. Fortunately, the sensitivity of INL and DNL to op amp offset has been greatly reduced compared to previous generations of multiplying DACs.

Tables 4 and 5 contain equations for evaluating the effects of op amp parameters on the LTC2755's accuracy when

**Table 4. Variables for Each Output Range that Adjust the Equations in Table 5**

OUTPUT RANGE	A1	A2	A3	A4	A5
5V	1.1	2	1		1
10V	2.2	3	0.5		1.5
±5V	2	2	1	1	1.5
±10V	4	4	0.83	1	2.5
±2.5V	1	1	1.4	1	1
-2.5V to 7.5V	1.9	3	0.7	0.5	1.5

programmed in a unipolar or bipolar output range. These are the changes the op amp can cause to the INL, DNL, unipolar offset, unipolar gain error, bipolar zero and bipolar gain error. Tables 4 and 5 can also be used to determine the effects of op amp parameters on the LTC2755-14 and the LTC2755-12. However, the results obtained from Tables 4 and 5 are in 16-bit LSBs. Divide these results by 4 (LTC2755-14) and 16 (LTC2755-12) to obtain the correct LSB sizing.

Table 6 contains a partial list of LTC precision op amps recommended for use with the LTC2755. The easy-to-use design equations simplify the selection of op amps to meet the system's specified error budget. Select the amplifier from Table 6 and insert the specified op amp parameters in Table 5. Add up all the errors for each category to determine the effect the op amp has on the accuracy of the part. Arithmetic summation gives an (unlikely) worst-case effect. A root-sum-square (RMS) summation produces a more realistic estimate.

**Table 5. Easy-to-Use Equations Determine Op Amp Effects on DAC Accuracy in All Output Ranges (Circuit of Page 1). Subscript 1 Refers to Output Amp, Subscript 2 Refers to Reference Inverting Amp.**

OP AMP	INL (LSB)	DNL (LSB)	UNIPOLAR OFFSET (LSB)	BIPOLAR ZERO ERROR (LSB)	UNIPOLAR GAIN ERROR (LSB)	BIPOLAR GAIN ERROR (LSB)
$V_{OS1}$ (mV)	$V_{OS1} \cdot 3.2 \cdot \left(\frac{5V}{V_{REF}}\right)$	$V_{OS1} \cdot 0.82 \cdot \left(\frac{5V}{V_{REF}}\right)$	$A3 \cdot V_{OS1} \cdot 13.2 \cdot \left(\frac{5V}{V_{REF}}\right)$	$A3 \cdot V_{OS1} \cdot 19.8 \cdot \left(\frac{5V}{V_{REF}}\right)$	$V_{OS1} \cdot 13.2 \cdot \left(\frac{5V}{V_{REF}}\right)$	$V_{OS1} \cdot 13.2 \cdot \left(\frac{5V}{V_{REF}}\right)$
$I_{B1}$ (nA)	$I_{B1} \cdot 0.0003 \cdot \left(\frac{5V}{V_{REF}}\right)$	$I_{B1} \cdot 0.00008 \cdot \left(\frac{5V}{V_{REF}}\right)$	$I_{B1} \cdot 0.13 \cdot \left(\frac{5V}{V_{REF}}\right)$	$I_{B1} \cdot 0.13 \cdot \left(\frac{5V}{V_{REF}}\right)$	$I_{B1} \cdot 0.0018 \cdot \left(\frac{5V}{V_{REF}}\right)$	$I_{B1} \cdot 0.0018 \cdot \left(\frac{5V}{V_{REF}}\right)$
$A_{VOL1}$ (V/V)	$A1 \cdot \left(\frac{16.5k}{A_{VOL1}}\right)$	$A2 \cdot \left(\frac{1.5k}{A_{VOL1}}\right)$	0	0	$A5 \cdot \left(\frac{131k}{A_{VOL1}}\right)$	$A5 \cdot \left(\frac{131k}{A_{VOL1}}\right)$
$V_{OS2}$ (mV)	0	0	0	$A4 \cdot \left(V_{OS2} \cdot 13.1 \cdot \left(\frac{5V}{V_{REF}}\right)\right)$	$V_{OS2} \cdot 26.2 \cdot \left(\frac{5V}{V_{REF}}\right)$	$V_{OS2} \cdot 26.2 \cdot \left(\frac{5V}{V_{REF}}\right)$
$I_{B2}$ (nA)	0	0	0	$A4 \cdot \left(I_{B2} \cdot 0.13 \cdot \left(\frac{5V}{V_{REF}}\right)\right)$	$I_{B2} \cdot 0.26 \cdot \left(\frac{5V}{V_{REF}}\right)$	$I_{B2} \cdot 0.26 \cdot \left(\frac{5V}{V_{REF}}\right)$
$A_{VOL2}$ (V/V)	0	0	0	$A4 \cdot \left(\frac{66k}{A_{VOL2}}\right)$	$\left(\frac{131k}{A_{VOL2}}\right)$	$\left(\frac{131k}{A_{VOL2}}\right)$

**Table 6. Partial List of LTC Precision Amplifiers Recommended for Use with the LTC2755 with Relevant Specifications**

AMPLIFIER	AMPLIFIER SPECIFICATIONS								
	$V_{OS}$ μV	$I_B$ nA	$A_{VOL}$ V/mV	VOLTAGE NOISE nV/√Hz	CURRENT NOISE pA/√Hz	SLEW RATE V/μs	GAIN BANDWIDTH PRODUCT MHz	$t_{SETTLING}$ with LTC2755 μs	POWER DISSIPATION mW
LT1001	25	2	800	10	0.12	0.25	0.8	120	46
LT1097	50	0.35	1000	14	0.008	0.2	0.7	120	11
LT1112 (Dual)	60	0.25	1500	14	0.008	0.16	0.75	115	10.5/Op Amp
LT1124 (Dual)	70	20	4000	2.7	0.3	4.5	12.5	19	69/Op Amp
LT1468	75	10	5000	5	0.6	22	90	2	117
LT1469 (Dual)	125	10	2000	5	0.6	22	90	2	123/Op Amp

2755f

## APPLICATIONS INFORMATION

Op amp offset will contribute mostly to output offset and gain error, and has minimal effect on INL and DNL. For example, for the LTC2755-16 with a 5V reference in 5V unipolar mode, a 250 $\mu$ V op amp offset will cause a 3.3LSB zero-scale error and a 3.3LSB gain error; but only 0.8LSB of INL degradation and 0.2LSB of DNL degradation.

While not directly addressed by the simple equations in Tables 4 and 5, temperature effects can be handled just as easily for unipolar and bipolar applications. First, consult an op amp's data sheet to find the worst-case  $V_{OS}$  and  $I_B$  over temperature. Then, plug these numbers into the  $V_{OS}$  and  $I_B$  equations from Table 5 and calculate the temperature-induced effects.

For applications where fast settling time is important, Application Note 74, [Component and Measurement Advances Ensure 16-Bit DAC Settling Time](#), offers a thorough discussion of 16-bit DAC settling time and op amp selection.

### Precision Voltage Reference Considerations

Much in the same way selecting an operational amplifier for use with the LTC2755 is critical to the performance of the system, selecting a precision voltage reference also requires due diligence. The output voltage of the LTC2755 is directly affected by the voltage reference; thus, any voltage reference error will appear as a DAC output voltage error.

There are three primary error sources to consider when selecting a precision voltage reference for 16-bit applications: output voltage initial tolerance, output voltage temperature coefficient and output voltage noise.

Initial reference output voltage tolerance, if uncorrected, generates a full-scale error term. Choosing a reference with low output voltage initial tolerance, like the LT1236 ( $\pm 0.05\%$ ), minimizes the gain error caused by the reference; however, a calibration sequence that corrects for system zero- and full-scale error is always recommended.

A reference's output voltage temperature coefficient affects not only the full-scale error, but can also affect the circuit's apparent INL and DNL performance. If a reference is chosen with a loose output voltage temperature coefficient, then the DAC output voltage along its transfer characteristic will be very dependent on ambient conditions. Minimizing the error due to reference temperature coefficient can be achieved by choosing a precision reference with a low output voltage temperature coefficient and/or tightly controlling the ambient temperature of the circuit to minimize temperature gradients.

As precision DAC applications move to 16-bit and higher performance, reference output voltage noise may contribute a dominant share of the system's noise floor. This in turn can degrade system dynamic range and signal-to-noise ratio. Care should be exercised in selecting a voltage reference with as low an output noise voltage as practical for the system resolution desired. Precision voltage references, like the LT1236, produce low output noise in the 0.1Hz to 10Hz region, well below the 16-bit LSB level in 5V or 10V full-scale systems. However, as the circuit bandwidths increase, filtering the output of the reference may be required to minimize output noise.

**Table 7. Partial List of LTC Precision References Recommended for Use with the LTC2755 with Relevant Specifications**

REFERENCE	INITIAL TOLERANCE	TEMPERATURE DRIFT	0.1Hz to 10Hz NOISE
LT1019A-5, LT1019A-10	$\pm 0.05\%$	5ppm/ $^{\circ}$ C	12 $\mu$ V <sub>P-P</sub>
LT1236A-5, LT1236A-10	$\pm 0.05\%$	5ppm/ $^{\circ}$ C	3 $\mu$ V <sub>P-P</sub>
LT1460A-5, LT1460A-10	$\pm 0.075\%$	10ppm/ $^{\circ}$ C	20 $\mu$ V <sub>P-P</sub>
LT1790A-2.5	$\pm 0.05\%$	10ppm/ $^{\circ}$ C	12 $\mu$ V <sub>P-P</sub>

APPLICATIONS INFORMATION

Grounding

As with any high resolution converter, clean grounding is important. A low impedance analog ground plane and star grounding techniques should be used.  $I_{OUT2X}$  must be tied to the star ground with as low a resistance as possible. When it is not possible to locate star ground close to  $I_{OUT2}$ , a low resistance trace should be used to route this pin to star ground. This minimizes the voltage drop from this pin to ground caused by the code dependent current flowing to ground. When the resistance of this circuit board trace becomes greater than  $1\Omega$ , a force/sense amplifier configuration should be used to drive this pin (see

Figure 2). This preserves the excellent accuracy (1LSB INL and DNL) of the LTC2755-16.

Layout

Figures 3, 4, 5, and 6 show the layout for the LTC2755 evaluation board, DC1112. This shows how to route the digital signals around the device without interfering with the reference and output op amps. Complete demo board documentation is available in the DC1112 quick start guide.




Figure 2. Optional Circuits for Driving  $I_{OUT2}$  from GND with a Force/Sense Amplifier.

## APPLICATIONS INFORMATION




Figure 3. LTC2755 Evaluation Board DC1112. Layer 1, Top Layer.




Figure 4. LTC2755 Evaluation Board DC1112. Layer 2, GND Plane.

## TYPICAL APPLICATIONS




Figure 5. LTC2755 Evaluation Board DC1112. Layer 3, Power Traces.






Figure 6. LTC2755 Evaluation Board DC1112. Layer 4, Bottom Layer.

# PACKAGE DESCRIPTION

**UP Package**  
**64-Lead Plastic QFN (9mm × 9mm)**  
 (Reference LTC DWG # 05-08-1705 Rev C)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS  
 APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



- NOTE:
1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION WNRJ-5
  2. ALL DIMENSIONS ARE IN MILLIMETERS
  3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT
  4. EXPOSED PAD SHALL BE SOLDER PLATED
  5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE
  6. DRAWING NOT TO SCALE

BOTTOM VIEW—EXPOSED PAD