

# Precision Dual Supply Monitors with One Pin-Selectable Threshold and One Adjustable Input

## FEATURES

- Monitors Two Inputs Simultaneously
- Three Threshold Selections for 5V, 3.3V or 2.5V Supplies
- Low Voltage Adjustable Input (0.5V)
- Three Supply Tolerances (5%, 7.5%, 10%)
- Guaranteed Threshold Accuracy:  $\pm 1.5\%$  of Monitored Voltage Over Temperature
- Internal  $V_{CC}$  Auto Select
- Power Supply Glitch Immunity
- 200ms Reset Time Delay (LTC2906 Only)
- Adjustable Reset Time Delay (LTC2907 Only)
- Open Drain  $\overline{RST}$  Output
- Guaranteed  $\overline{RST}$  for  $V_1 \geq 1V$  or  $V_{CC} \geq 1V$
- Low Profile (1mm) SOT-23 (ThinSOT™) and Plastic (3mm × 2mm) DFN Packages

## APPLICATIONS

- Desktop and Notebook Computers
- Handheld Devices
- Network Servers
- Core, I/O Monitor

LT, LTC and LT are registered trademarks of Linear Technology Corporation.

## DESCRIPTION


The LTC®2906/LTC2907 are dual supply monitors intended for systems with multiple supply voltages. The dual supply monitors have a common reset output with delay (200ms for the LTC2906 and adjustable using an external capacitor for the LTC2907). These products provide a precise, space-conscious and micropower solution for supply monitoring.

The LTC2906/LTC2907 feature a tight 1.5% threshold accuracy over the whole operating temperature range and glitch immunity to ensure reliable reset operation without false triggering. The open drain  $\overline{RST}$  output state is guaranteed to be in the correct state for  $V_1$  and/or  $V_{CC}$  down to 1V.

The LTC2906/LTC2907 also feature one adjustable input with a nominal threshold level at 0.5V, another input with three possible input threshold levels, and three supply tolerances for possible margining. These features provide versatility for any kind of system requiring dual supply monitors. Two three-state input pins program the threshold and tolerance level without requiring any external components.

## TYPICAL APPLICATION

Dual Supply Monitor with Adjustable Tolerance (2.5V, 0.8V)



TOLERANCE = 10%

Supply Selection Programming

V1	S1
5.0	V1
3.3	OPEN
2.5	GND

Tolerance Programming

TOLERANCE	TOL
5%	V1
7.5%	OPEN
10%	GND

# LTC2906/LTC2907

## ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

### Terminal Voltages

V1, V <sub>CC</sub> .....	-0.3V to 7V
S1, V <sub>ADJ</sub> , TOL .....	-0.3V to (V <sub>MAX</sub> + 0.3V)
R <sub>ST</sub> .....	-0.3V to 7V
R <sub>ST</sub> (LTC2906) .....	-0.3V to 7V
TMR (LTC2907) .....	-0.3V to 7V

### Operating Temperature Range

LTC2906C/LTC2907C .....	0°C to 70°C
LTC2906I/LTC2907I .....	-40°C to 85°C
Storage Temperature Range .....	-65°C to 150°C
Lead Temperature (Soldering, 10 sec) .....	300°C

## PACKAGE/ORDER INFORMATION

<p><b>DDB8 PACKAGE</b> 8-LEAD (3mm × 2mm) PLASTIC DFN EXPOSED PAD IS GND (PIN 9). MUST BE SOLDERED TO PCB *RST FOR LTC2906 TMR FOR LTC2907 T<sub>JMAX</sub> = 125°C, θ<sub>JA</sub> = 250°C/W</p>	ORDER PART NUMBER	<p><b>TS8 PACKAGE</b> 8-LEAD PLASTIC TSOT-23 *RST FOR LTC2906 TMR FOR LTC2907 T<sub>JMAX</sub> = 125°C, θ<sub>JA</sub> = 250°C/W</p>	ORDER PART NUMBER
	LTC2906CDDDB LTC2906IDDB LTC2907CDDDB LTC2907IDDB		LTC2906CTS8 LTC2906ITS8 LTC2907CTS8 LTC2907ITS8
	DDB8 PART MARKING		TS8 PART MARKING
	LBDC LBDD LBDF LBDG		LTBCM LTBCN LTBCP LTBCQ

Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = V1 = 2.5V, V<sub>ADJ</sub> = 0.55V, S1 = TOL = 0V, unless otherwise noted. (Notes 2, 3, 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>RT50</sub>	5V, 5% Reset Threshold	V1 Input Threshold	● 4.600	4.675	4.750	V
	5V, 7.5% Reset Threshold		● 4.475	4.550	4.625	V
	5V, 10% Reset Threshold		● 4.350	4.425	4.500	V
V <sub>RT33</sub>	3.3V, 5% Reset Threshold	V1 Input Threshold	● 3.036	3.086	3.135	V
	3.3V, 7.5% Reset Threshold		● 2.954	3.003	3.053	V
	3.3V, 10% Reset Threshold		● 2.871	2.921	2.970	V
V <sub>RT25</sub>	2.5V, 5% Reset Threshold	V1 Input Threshold	● 2.300	2.338	2.375	V
	2.5V, 7.5% Reset Threshold		● 2.238	2.275	2.313	V
	2.5V, 10% Reset Threshold		● 2.175	2.213	2.250	V
V <sub>RTADJ</sub>	ADJ, 5% Reset Threshold	V <sub>ADJ</sub> Input Threshold	● 0.492	0.500	0.508	V
	ADJ, 7.5% Reset Threshold		● 0.479	0.487	0.495	V
	ADJ, 10% Reset Threshold		● 0.465	0.473	0.481	V
V <sub>MAX(MIN)</sub>	Minimum V <sub>MAX</sub> Operating Voltage (Note 2)	R <sub>ST</sub> , R <sub>ST</sub> in Correct Logic State	●		1	V
I <sub>VCC</sub>	V <sub>CC</sub> Input Current	V <sub>CC</sub> > V1	●	54	100	μA
		V1 > V <sub>CC</sub>	●		±1	μA
I <sub>V1</sub>	V1 Input Current	V <sub>CC</sub> > V1	●	1	3	μA
		V1 > V <sub>CC</sub>	●	55	100	μA
I <sub>VADJ</sub>	V <sub>ADJ</sub> Input Current		●		±15	nA

290671

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .  $V_{CC} = V1 = 2.5\text{V}$ ,  $V_{ADJ} = 0.55\text{V}$ ,  $S1 = \text{TOL} = 0\text{V}$ , unless otherwise noted. (Notes 2, 3, 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$I_{\text{TMR(UP)}}$	TMR Pull-Up Current (LTC2907)	$V_{\text{TMR}} = 0\text{V}$	● -1.5	-2.1	-2.7	$\mu\text{A}$
$I_{\text{TMR(DOWN)}}$	TMR Pull-Down Current (LTC2907)	$V_{\text{TMR}} = 1.4\text{V}$	● 1.5	2.1	2.7	$\mu\text{A}$
$t_{\text{RST}}$	Reset Time-Out Period (LTC2906)		● 140	200	260	ms
$t_{\text{RST}}$	Reset Time-Out Period (LTC2907)	$C_{\text{TMR}} = 22\text{nF}$	● 140	200	260	ms
$t_{\text{UV}}$	$V_X$ Undervoltage Detect to $\overline{\text{RST}}$ or RST	$V_X$ Less Than Reset Threshold $V_{\text{RTX}}$ by More than 1%		150		$\mu\text{s}$
$V_{\text{OL}}$	Output Voltage Low $\overline{\text{RST}}$ , RST	$I = 2.5\text{mA}$ $I = 100\mu\text{A}$ ; $V1$ and/or $V_{CC} = 1\text{V}$ ( $\overline{\text{RST}}$ Only)	●	0.15	0.4	V
$V_{\text{OH}}$	Output Voltage High $\overline{\text{RST}}$ , RST (Notes 2, 5)	$I = -1\mu\text{A}$	● $V_{\text{MAX}} - 1$			V

**Three-State Inputs S1, TOL**

$V_{\text{IL}}$	Low Level Input Voltage		●		0.4	V
$V_{\text{IH}}$	High Level Input Voltage		●	1.4		V
$V_Z$	Pin Voltage when Left in Hi-Z State	$I = -10\mu\text{A}$ $I = 0\mu\text{A}$ $I = 10\mu\text{A}$	●	0.7		V
			●		0.9	V
			●		1.1	V
$I_{\text{VPG}}$	Programming Input Current (Note 6)		●		$\pm 25$	$\mu\text{A}$

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** The greater of  $V1$ ,  $V_{CC}$  is the internal supply voltage ( $V_{\text{MAX}}$ ).

**Note 3:** All currents into pins are positive; all voltages are referenced to GND unless otherwise noted.


**Note 4:** For reset thresholds test conditions refer to the voltage threshold programming table in the Applications Information section.

**Note 5:** The output pins RST and  $\overline{\text{RST}}$  have an internal pull-up to  $V_{\text{MAX}}$  of typically  $-6\mu\text{A}$ . However, an external pull-up resistor may be used when faster rise time is required or for  $V_{\text{OH}}$  voltages greater than  $V_{\text{MAX}}$ .


**Note 6:** The input current to the three-state input pins are the pull-up and the pull-down current when the pins are either set to  $V1$  or GND respectively. In the open state, the maximum leakage current to  $V1$  or GND permissible is  $10\mu\text{A}$ .

**TYPICAL PERFORMANCE CHARACTERISTICS**


Specifications are at  $T_A = 25^\circ\text{C}$  unless otherwise noted.



29067 G01



29067 G02




29067 G03  
29067I

## TYPICAL PERFORMANCE CHARACTERISTICS


Specifications are at  $T_A = 25^\circ\text{C}$  unless otherwise noted.

**ADJ Threshold Voltage vs Temperature**




29067 G04

**$I_{V1}$  vs Temperature**




29067 G05

**$I_{VCC}$  vs Temperature**




29067 G06

**Typical Transient Duration vs Comparator Overdrive ( $V_1$ ,  $V_{ADJ}$ )**




29067 G07

**Reset Time Out Period ( $t_{RST}$ ) vs Capacitance ( $C_{TMR}$ )**




29067 G08

**Reset Time Out Period ( $t_{RST}$ ) vs Temperature**




29067 G09

**RST Output Voltage vs  $V_1$**




29067 G10

**RST Output Voltage vs  $V_1$**



29067 G11

**RST Output Voltage vs  $V_1$**




29067 G12

# TYPICAL PERFORMANCE CHARACTERISTICS


Specifications are at  $T_A = 25^\circ\text{C}$  unless otherwise noted.

**RST Pull-Down Current ( $I_{RST}$ ) vs  $V_{MAX}$**




29067 G13

**RST Pull-Down Current ( $I_{RST}$ ) vs  $V_{MAX}$**




29067 G14

**RST Output Voltage Low ( $V_{OL}$ ) vs RST Pull-Down Current ( $I_{RST}$ )**




29067G15

**RST Output Voltage Low ( $V_{OL}$ ) vs RST Pull-Down Current ( $I_{RST}$ )**




29067 G16

**RST Pull-Up Current ( $I_{RST}$ ) vs  $V_{MAX}$**




29067G17

**RST Pull-Up Current ( $I_{RST}$ ) vs  $V_{MAX}$**




29067 G18

**RST Output Voltage High ( $V_{OH}$ ) vs RST Output Source Current ( $I_{RST}$ )**




29067 G19

**RST Output Voltage High ( $V_{OH}$ ) vs RST Output Source Current ( $I_{RST}$ )**



290467 G20


**$I_{S1}$ ,  $I_{TOL}$  vs Temperature**



29067 G21

## TYPICAL PERFORMANCE CHARACTERISTICS

Specifications are at  $T_A = 25^\circ\text{C}$  unless otherwise noted.



## PIN FUNCTIONS (TS8 Package/DDB8 Package)

**$V_{CC}$  (Pin 1/Pin 4):** Optional Power Supply Pin.  $V_{CC}$  powers and maintains the correct operation of the RST and  $\overline{\text{RST}}$  pins in the complete absence of V1. If V1 is present, the greater of  $V_{CC}$  or V1 ( $V_{MAX}$ ) powers the internal circuitry and the reset outputs. Bypass this pin to ground with a  $0.1\mu\text{F}$  (or greater) capacitor. Tie to V1 when no optional power is available.

**RST (Pin 2/Pin 3):** (LTC2906 Only) Reset Logic Output. When all voltage inputs are above the reset threshold for at least the programmed delay time, this pin pulls low. This pin has a weak pull up to  $V_{MAX}$  and may be pulled above  $V_{MAX}$  using an external pull-up.

**TMR (Pin 2/Pin 3):** (LTC2907 Only) Reset Delay Time Programming Pin. Attach an external capacitor ( $C_{TMR}$ ) to GND to set a reset delay time of  $9\text{ms/nF}$ . Leaving the pin open generates a minimum delay of approximately  $200\mu\text{s}$ . A  $22\text{nF}$  capacitor will generate a  $200\text{ms}$  reset delay time.

**$\overline{\text{RST}}$  (Pin 3/Pin 2):** Inverted Reset Logic Output. Pulls low when either V1 or  $V_{ADJ}$  is below the reset threshold and

holds low for programmed delay time after all voltage inputs are above threshold. This pin has a weak pull up to  $V_{MAX}$  and may be pulled above  $V_{MAX}$  using an external pull-up.

**GND (Pin 4/Pin 1 and Pin 9):** Ground.



**TOL (Pin 5/Pin 8):** Three-State Input for Supply Tolerance Selection (5%, 7.5% or 10%). Refer to Applications Information for tolerance selection chart (Table 3).

**S1 (Pin 6/Pin 7):** The Voltage Threshold Select Three-State Input. Connect to V1, GND or leave unconnected in open state to select one of three possible input threshold levels (refer to Table 1).


**$V_{ADJ}$  (Pin 7/Pin 6):** Adjustable Voltage Input. Bypass this pin to ground with a  $0.1\mu\text{F}$  (or greater) capacitor in a noisy environment.

**V1 (Pin 8/Pin 1):** Voltage Input 1. Select from 5V, 3.3V or 2.5V. Refer to Table 1 for details. The greater of (V1,  $V_{CC}$ ) is also the internal  $V_{CC}$  ( $V_{MAX}$ ). Bypass this pin to ground with a  $0.1\mu\text{F}$  (or greater) capacitor.

# BLOCK DIAGRAM



## TIMING DIAGRAM



## APPLICATIONS INFORMATION

### Supply Monitoring

The LTC2906/LTC2907 are low power, high accuracy dual supply monitoring circuits with an adjustable input and another input with selectable threshold. Reset delay is set to a nominal of 200ms for LTC2906 and is adjustable using an external capacitor for LTC2907.

The three-state input pin (S1) selects one of three possible threshold voltage levels for V1. Another three-state input pin sets the supply tolerance (5%, 7.5% or 10%). Both input voltages (V1 and V<sub>ADJ</sub>) must be above predetermined thresholds for the reset not to be invoked. The LTC2906/LTC2907 assert the reset outputs during power-up, power-down and brownout conditions on any one of the voltage inputs.

### Power-Up

The greater of V1, V<sub>CC</sub> is the internal supply voltage (V<sub>MAX</sub>). V<sub>MAX</sub> powers the drive circuits for the  $\overline{\text{RST}}$  pin. Therefore, as soon as V1 or V<sub>CC</sub> reaches 1V during power up, the  $\overline{\text{RST}}$  output asserts low.

V<sub>MAX</sub> also powers the drive circuits for the RST pin in the LTC2906. Therefore, RST weakly pulls high when either V1 or V<sub>CC</sub> reaches at least 1V.

Threshold programming is complete, when V1 reaches at least 2.17V. After programming, if any one of the V<sub>x</sub> inputs

falls below its programmed threshold,  $\overline{\text{RST}}$  asserts low (RST weakly pulls high) as long as V<sub>MAX</sub> is at least 1V.

Once both V1 and V<sub>ADJ</sub> inputs rise above their thresholds, an internal timer is started. After the programmed delay time, RST weakly pulls high (RST asserts low).

### Power-Down

On power-down, once either V1 or V<sub>ADJ</sub> drops below its threshold,  $\overline{\text{RST}}$  asserts logic low and RST weakly pulls high. V<sub>MAX</sub> of at least 1V guarantees a logic low of 0.4V at  $\overline{\text{RST}}$ .

### Auxiliary Power

If an auxiliary power is available it can be connected to the V<sub>CC</sub> pin. Since the internal supply voltage (V<sub>MAX</sub>) is the greater of V1, V<sub>CC</sub>; a V<sub>CC</sub> of at least 1V guarantees logic low of 0.4V at  $\overline{\text{RST}}$  for voltage inputs (V1 and/or V<sub>ADJ</sub>) down to 0V.

### Programming Pins

The two three-state input pins, S1 and TOL, should be connected to GND, V1 or left unconnected during normal operation. Note that when left unconnected, the maximum leakage current allowable from the pin to either GND or V1 is 10 $\mu$ A.



## APPLICATIONS INFORMATION

In margining application, the three-state input pins can be driven using a three-state buffer. Note however, the low and high output of the three-state buffer has to satisfy the  $V_{IL}$  and  $V_{IH}$  of the three-state pin listed in the Electrical Characteristics Table. Moreover, when the three-state buffer is in the high impedance state, the maximum leakage current allowed from the pin to either GND or V1 is  $10\mu\text{A}$ .

### Monitor Programming


Connecting S1 to either GND, or V1, or leaving it in open state selects the LTC2906/LTC2907 V1 input voltage threshold. Table 1 shows the three possible selections of V1 nominal input voltage and their corresponding S1 connection.

**Table 1. Supply Selection Programming**

V1	S1
5.0	V1
3.3	OPEN
2.5	GND

Note: Open = open circuit or driven by a three-state buffer in high impedance state with leakage current less than  $10\mu\text{A}$ .

The noninverting input on the  $V_{ADJ}$  comparator is set to  $0.5\text{V}$  when the TOL pin is set high (5% tolerance) (Figure 1) and the high impedance inverting input directly ties to the  $V_{ADJ}$  pin.



**Figure 1. Setting the Adjustable Trip Point**

In a typical application, the  $V_{ADJ}$  pin connects to a tap point on an external resistive divider between the positive voltage being monitored and ground. The following formula obtains R1 resistor value for a particular value of R2 and a desired trip voltage at 5% tolerance:

$$R1 = \left( \frac{V_{TRIP(5\%)} - 0.5\text{V}}{0.5\text{V}} - 1 \right) R2$$

$R2 = 100\text{k}\Omega$  is recommended. Once the resistor divider is set in the 5% tolerance mode, there is no need to change the divider for the other tolerance modes (7.5%, 10%) because the internal reference at the noninverting input on the  $V_{ADJ}$  comparator is scaled accordingly, moving the trip point in 2.5% decrements.

Table 2 shows suggested 1% resistor values for various adjustable applications.

**Table 2. Suggested 1% Resistor Values for the  $V_{ADJ}$  Inputs**

$V_{SUPPLY}$ (V)	$V_{TRIP}$ (V)	R1 (k $\Omega$ )	R2 (k $\Omega$ )
12	11.25	2150	100
10	9.4	1780	100
8	7.5	1400	100
7.5	7	1300	100
6	5.6	1020	100
5	4.725	845	100
3.3	3.055	511	100
3	2.82	464	100
2.5	2.325	365	100
1.8	1.685	237	100
1.5	1.410	182	100
1.2	1.120	124	100
1	0.933	86.6	100
0.9	0.840	68.1	100
0.8	0.750	49.9	100
0.7	0.655	30.9	100
0.6	0.561	12.1	100

### Tolerance Programming

The three-state input pin TOL, programs the common supply tolerance for both V1 and  $V_{ADJ}$  input voltages (5%, 7.5% or 10%). The larger the tolerance the lower the trip threshold. Table 3 shows the tolerances selection corresponding to a particular connection at the TOL pin.

**Table 3. Tolerance Programming**

TOLERANCE	TOL
5%	V1
7.5%	OPEN
10%	GND

## APPLICATIONS INFORMATION

### Threshold Accuracy

Reset threshold accuracy is of the utmost importance in a supply sensitive system. Ideally such a system should not reset while supply voltages are within a specified margin below the rated nominal level. Both of the LTC2906/LTC2907 inputs have the same relative threshold accuracy. The specification for LTC2906/LTC2907 is  $\pm 1.5\%$  of the programmed nominal input voltage (over the full operating temperature range).

For example, when the LTC2906/LTC2907 are programmed to handle a 5V input with 10% tolerance ( $S1 = V1$  and  $TOL = GND$ , refer to Table 1 and Table 3), it does not issue a reset command when V1 is above 4.5V. The typical 10% trip threshold is at 11.5% below the nominal input voltage level. Therefore, the typical trip threshold for the 5V input is 4.425V. With  $\pm 1.5\%$  accuracy, the trip threshold range is  $4.425V \pm 75mV$  over temperature (i.e. 10% to 13% below 5V). This implies that the monitored system must operate reliably down to 4.35V or 13% below 5V over temperature.

The same system using a supervisor with only  $\pm 2.5\%$  accuracy needs to work reliably down to 4.25V ( $4.375V \pm 125mV$ ) or 15% below 5V, requiring the monitored system to work over a much wider operating voltage range.

In any supervisory application, supply noise riding on the monitored DC voltage can cause spurious resets, particularly when the monitored voltage is near the reset threshold. A less desirable but common solution to this problem is to introduce hysteresis around the nominal threshold. Notice however, this hysteresis introduces an error term in the threshold accuracy. Therefore, a  $\pm 2.5\%$  accurate monitor with  $\pm 1\%$  hysteresis is equivalent to a  $\pm 3.5\%$  monitor with no hysteresis.

The LTC2906/LTC2907 take a different approach to solve this problem of supply noise causing spurious reset. The first line of defense against this spurious reset is a first order low pass filter at the output of the comparator. Thus, the comparator output goes through a form of integration before triggering the output logic. Therefore, any kind of transient at the input of the comparator needs to be of

sufficient magnitude and duration before it can trigger a change in the output logic.

The second line of defense is the programmed delay time  $t_{RST}$  (200ms for LTC2906 and adjustable using an external capacitor for LTC2907). This delay will eliminate the effect of any supply noise, whose frequency is above  $1/t_{RST}$ , on the  $\overline{RST}$  and RST output.

When either V1 or  $V_{ADJ}$  drops below its programmed threshold, the  $\overline{RST}$  pin asserts low (RST weakly pulls high). When the supply recovers above the programmed threshold, the reset-pulse-generator timer starts counting.

If the supply remains above the programmed threshold when the timer finishes counting, the  $\overline{RST}$  pin weakly pulls high (RST asserts low). However, if the supply falls below the programmed threshold any time during the period when the timer is still counting, the timer resets and starts fresh when the supply next rises above the programmed threshold.

Note that this second line of defense is only effective for a rising supply and does not affect the sensitivity of the system to a falling supply. Therefore, the first line of defense that works for both cases of rising and falling is necessary. These two approaches prevent spurious reset caused by supply noise without sacrificing the threshold accuracy.

### Selecting the Reset Timing Capacitor

The reset time-out period for LTC2907 is adjustable in order to accommodate a variety of microprocessor applications. Connecting a capacitor,  $C_{TMR}$ , between the TMR pin and ground sets the reset time-out period,  $t_{RST}$ . The following formula determines the value of capacitor needed for a particular reset time-out period:

$$C_{TMR} = t_{RST} \cdot 110 \cdot 10^{-9} \text{ [F/s]}$$

For example, using a standard capacitor value of 22nF gives a 200ms delay.

The graph in Figure 2 shows the desired delay time as a function of the value of the timer capacitor that should be used:

## APPLICATIONS INFORMATION




Figure 2. Reset Time-Out Period vs Capacitance

Leaving the TMR pin open with no external capacitor generates a reset time-out of approximately 200μs. For long reset time-out, the only limitation is the availability of a large value capacitor with low leakage. The TMR capacitor will never charge if the leakage current exceeds the TMR charging current of 2.1μA (typical).

### RST and $\overline{\text{RST}}$ Output Characteristics

The DC characteristics of the RST and  $\overline{\text{RST}}$  pull-up and pull-down strength are shown in the Typical Performance Characteristics section. Both RST and  $\overline{\text{RST}}$  have a weak internal pull-up to  $V_{\text{MAX}}$  and a strong pull-down to ground.

The weak pull-up and strong pull-down arrangement allows these two pins to have open-drain behavior while possessing several other beneficial characteristics.

The weak pull-ups eliminate the need for external pull-up resistors when the rise time on these pins is not critical. On the other hand, the open-drain  $\overline{\text{RST}}$  configuration allows for wired-OR connections and can be useful when more than one signal needs to pull-down on the  $\overline{\text{RST}}$  line.

As noted in the Power-Up and Power-Down sections, the circuits that drive RST and  $\overline{\text{RST}}$  are powered by  $V_{\text{MAX}} = \text{MAX}(V_1, V_{\text{CC}})$ . During fault condition,  $V_{\text{MAX}}$  of at least 1V guarantees a maximum  $V_{\text{OL}} = 0.4\text{V}$  at RST. However, at  $V_{\text{MAX}} = 1\text{V}$  the weak pull-up current on RST is barely turned on. Therefore, an external pull-up resistor of no more than 100k is recommended on the RST pin if the state and pull-up strength of the RST pin is crucial at very low  $V_{\text{MAX}}$ .

Note however, by adding an external pull-up resistor, the pull-up strength on the RST pin is increased. Therefore, if it is connected in a wired-OR connection, the pull-down strength of any single device needs to accommodate this additional pull-up strength.

### Output Rise and Fall Time Estimation

The RST and  $\overline{\text{RST}}$  output have strong pull-down capability. The following formula estimates the output fall time (90% to 10%) for a particular external load capacitance ( $C_{\text{LOAD}}$ ):

$$t_{\text{FALL}} \approx 2.2 \cdot R_{\text{PD}} \cdot C_{\text{LOAD}}$$

where  $R_{\text{PD}}$  is the on-resistance of the internal pull-down transistor estimated to be typically 40Ω at  $V_{\text{MAX}} > 1\text{V}$ , at room temperature (25°C), and  $C_{\text{LOAD}}$  is the external load capacitance on the pin. Assuming a 150pF load capacitance, the fall time is about 13ns.

The rise time on the RST and  $\overline{\text{RST}}$  pins is limited by weak internal pull-up current sources to  $V_{\text{MAX}}$ . The following formula estimates the output rise time (10% to 90%) at the RST and  $\overline{\text{RST}}$  pins:

$$t_{\text{RISE}} \approx 2.2 \cdot R_{\text{PU}} \cdot C_{\text{LOAD}}$$

where  $R_{\text{PU}}$  is the on-resistance of the pull-up transistor. Notice that this pull-up transistor is modeled as a 6μA current source in the Block Diagram as a typical representation.


The on-resistance as a function of the  $V_{\text{MAX}} = \text{MAX}(V_1, V_{\text{CC}})$  voltage (for  $V_{\text{MAX}} > 1\text{V}$ ) at room temperature is estimated as follows:

$$R_{\text{PU}} = \frac{6 \cdot 10^5}{\text{MAX}(V_1, V_{\text{CC}}) - 1\text{V}} \Omega$$


At  $V_{\text{MAX}} = 3.3\text{V}$ ,  $R_{\text{PU}}$  is about 260k. Using 150pF for load capacitance, the rise time is 86μs. A smaller external pull-up resistor may be used if the output needs to pull up faster and/or to a higher voltage. For example, the rise time reduces to 3.3μs for a 150pF load capacitance, when using a 10k pull-up resistor.

**TYPICAL APPLICATIONS**

**5V, 3.3V Supply Monitor, 5% Tolerance  
with LED Power Good Indicator**




**3.3V, 1.8V Monitor, 7.5% Tolerance  
with an Auxiliary 5V Supply (5V Not Monitored)**




## TYPICAL APPLICATIONS


**2.5V, 1V Monitor, 10% Tolerance with LED Undervoltage Indicator and 5V High Availability Auxiliary Supply (5V Not Monitored)**



**Dual Supply Monitor with Hysteresis, 5% Tolerance (Supplies Rising), 10% Tolerance (After RST Goes Low)**




**Dual Supply Monitor for Tracked/Sequenced Supply**





**PACKAGE DESCRIPTION**

**DDB Package**  
**8-Lead Plastic DFN (3mm × 2mm)**  
 (Reference LTC DWG # 05-08-1702)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS




NOTE:

1. DRAWING CONFORMS TO VERSION (WECD-1) IN JEDEC PACKAGE OUTLINE M0-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

# PACKAGE DESCRIPTION

**TS8 Package**  
**8-Lead Plastic TSOT-23**  
 (Reference LTC DWG # 05-08-1637)



TS8 TSOT-23 0802