

### LTC2912 Single UV/OV Voltage Monitor

### FEATURES

- Monitors Single Voltage
- Adjustable UV and OV Trip Values
- Guaranteed Threshold Accuracy: ±1.5%
- Power Supply Glitch Immunity
- Adjustable Reset Timeout with Timeout Disable
- 29µA Quiescent Current
- Open-Drain OV and UV Outputs
- Guaranteed  $\overline{OV}$  and  $\overline{UV}$  for  $V_{CC} \ge 1V$
- Available in 8-Lead ThinSOT<sup>™</sup> and (3mm × 2mm) DFN Packages

### **APPLICATIONS**

- Desktop and Notebook Computers
- Network Servers
- Core, I/O Voltage Monitors

### DESCRIPTION

The LTC<sup>®</sup>2912 voltage monitor is designed to detect power supply undervoltage and overvoltage events. The VL and VH monitor inputs include filtering to reject brief glitches, thereby ensuring reliable reset operation without false or noisy triggering. An adjustable timer defines the duration of the overvoltage and undervoltage reset outputs which function independently. While the LTC2912 operates directly from 2.3V to 6V supplies, an internal V<sub>CC</sub> shunt regulator coupled with low supply current demand allows operation from higher voltages such as 12V, 24V or 48V.

Three output configurations are available: the LTC2912-1 has a latch control for the  $\overline{OV}$  output; the LTC2912-2 has an  $\overline{OV}$  and  $\overline{UV}$  output disable feature for margining applications; the LTC2912-3 is identical to the LTC2912-1 but with a noninverting,  $\overline{OV}$  output.

The LTC2912 provides a precise, versatile, space-conscious micropower solution for voltage monitoring.

All registered trademarks and trademarks are the property of their respective owners.

### TYPICAL APPLICATION

Single OV/UV Supply Monitor, 3.3V ±10% Tolerance



#### **Reset Time-Out Period vs Capacitance**



### ABSOLUTE MAXIMUM RATINGS (Note 1)

Terminal Voltages	
V <sub>CC</sub> (Note 3)	–0.3V to 6V
$\overline{\text{OV}}, \overline{\text{UV}}, \overline{\text{OV}}$	–0.3V to 16V
TMR	0.3V to (V <sub>CC</sub> + 0.3V)
VH, VL, LATCH, DIS	–0.3V to 7.5V
Terminal Currents	
lvcc	10mA
$I_{UV}$ , $I_{\overline{OV}}$ , $I_{\overline{OV}}$	10mA

Operating Temperature Range	
LTC2912C	0°C to 70°C
LTC2912I	40°C to 85°C
LTC2912H	40°C to 125°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10	sec)
TSOT	

# PACKAGE/ORDER INFORMATION



## **ORDER INFORMATION**

#### Lead Free Finish

TAPE AND REEL (MINI)	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2912CTS8-1#TRMPBF	LTC2912CTS8-1#TRPBF	LTCJW	8-Lead Plastic TSOT-23	0°C to 70°C
LTC2912ITS8-1#TRMPBF	LTC2912ITS8-1#TRPBF	LTCJW	8-Lead Plastic TSOT-23	–40°C to 85°C
LTC2912HTS8-1#TRMPBF	LTC2912HTS8-1#TRPBF	LTCJW	8-Lead Plastic TSOT-23	-40°C to 125°C
LTC2912CDDB-1#TRMPBF	LTC2912CDDB-1#TRPBF	LCJZ	8-Lead (3mm × 2mm) Plastic DFN	0°C to 70°C
LTC2912IDDB-1#TRMPBF	LTC2912IDDB-1#TRPBF	LCJZ	8-Lead (3mm × 2mm) Plastic DFN	–40°C to 85°C
LTC2912HDDB-1#TRMPBF	LTC2912HDDB-1#TRPBF	LCJZ	8-Lead (3mm × 2mm) Plastic DFN	-40°C to 125°C
LTC2912CTS8-2#TRMPBF	LTC2912CTS8-2#TRPBF	LTCJX	8-Lead Plastic TSOT-23	0°C to 70°C
LTC2912ITS8-2#TRMPBF	LTC2912ITS8-2#TRPBF	LTCJX	8-Lead Plastic TSOT-23	–40°C to 85°C
LTC2912HTS8-2#TRMPBF	LTC2912HTS8-2#TRPBF	LTCJX	8-Lead Plastic TSOT-23	-40°C to 125°C
LTC2912CDDB-2#TRMPBF	LTC2912CDDB-2#TRPBF	LCKB	8-Lead (3mm × 2mm) Plastic DFN	0°C to 70°C
LTC2912IDDB-2#TRMPBF	LTC2912IDDB-2#TRPBF	LCKB	8-Lead (3mm × 2mm) Plastic DFN	–40°C to 85°C
LTC2912HDDB-2#TRMPBF	LTC2912HDDB-2#TRPBF	LCKB	8-Lead (3mm × 2mm) Plastic DFN	-40°C to 125°C
LTC2912CTS8-3#TRMPBF	LTC2912CTS8-3#TRPBF	LTCJY	8-Lead Plastic TSOT-23	0°C to 70°C
LTC2912ITS8-3#TRMPBF	LTC2912ITS8-3#TRPBF	LTCJY	8-Lead Plastic TSOT-23	–40°C to 85°C
LTC2912HTS8-3#TRMPBF	LTC2912HTS8-3#TRPBF	LTCJY	8-Lead Plastic TSOT-23	-40°C to 125°C
LTC2912CDDB-3#TRMPBF	LTC2912CDDB-3#TRPBF	LCKC	8-Lead (3mm × 2mm) Plastic DFN	0°C to 70°C
LTC2912IDDB-3#TRMPBF	LTC2912IDDB-3#TRPBF	LCKC	8-Lead (3mm × 2mm) Plastic DFN	-40°C to 85°C
LTC2912HDDB-3#TRMPBF	LTC2912HDDB-3#TRPBF	LCKC	8-Lead (3mm × 2mm) Plastic DFN	-40°C to 125°C

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 3.3V, VL = 0.45V, VH = 0.55V, LATCH = V<sub>CC</sub> unless otherwise noted. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>SHUNT</sub>	V <sub>CC</sub> Shunt Regulator Voltage	I <sub>CC</sub> = 5mA I <sub>CC</sub> = 5mA (H-Grade)	•	6.2 6.2	6.6 6.6	7.2 7.3	V V
$\Delta V_{SHUNT}$	V <sub>CC</sub> Shunt Regulator Load Regulation	I <sub>CC</sub> = 2mA to 10mA	•		200	300	mV
V <sub>CC</sub>	Supply Voltage (Note 3)		•	2.3		V <sub>SHUNT</sub>	V
V <sub>CCR(MIN)</sub>	Minimum V <sub>CC</sub> Output Valid	DIS = 0V	•			1	V
V <sub>CC(UVLO)</sub>	Supply Undervoltage Lockout	DIS = 0V, V <sub>CC</sub> Rising	•	1.9	2	2.1	V
$\Delta V_{CC(UVHYST)}$	Supply Undervoltage Lockout Hysteresis	DIS = 0V	•	5	25	50	mV
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 2.3V to 6V	•		29	70	μA
V <sub>UOT</sub>	Undervoltage/Overvoltage Threshold		•	492	500	508	mV
t <sub>UOD</sub>	Undervoltage/Overvoltage Threshold to Output Delay	$V_{Hn} = V_{UOT} - 5mV \text{ or } V_{Ln} = V_{UOT} + 5mV$	•	50	125	500	μs
I <sub>VHL</sub>	VH, VL Input Current	H-Grade	•			±15 ±30	nA nA
t <sub>UOTO</sub>	UV/OV Time-Out Period	C <sub>TMR</sub> = 1nF C <sub>TMR</sub> = 1nF (H-Grade)	•	6 6	8.5 8.5	12.5 14	ms ms
VLATCH(VIH)	OV Latch Clear Input High		•	1.2			V
V <sub>LATCH</sub> (VIL)	OV Latch Clear Input Low		•			0.8	V
ILATCH	LATCH Input Current	V <sub>LATCH</sub> > 0.5V	•			±1	μA
I <sub>DIS</sub>	DIS Input Current	V <sub>DIS</sub> > 0.5V	•	1	2	3.3	μA
V <sub>DIS(VIH)</sub>	DIS Input High		•	1.2			V
V <sub>DIS(VIL)</sub>	DIS Input Low		•			0.8	V
I <sub>TMR(UP)</sub>	TMR Pull-Up Current	V <sub>TMR</sub> = 0V V <sub>TMR</sub> = 0V (H-Grade)	•	-1.3 -1.2	-2.1 -2.1	-2.8 -2.8	μA μA
I <sub>TMR(DOWN)</sub>	TMR Pull-Down Current	V <sub>TMR</sub> = 1.6V V <sub>TMR</sub> = 1.6V (H-Grade)	•	1.3 1.2	2.1 2.1	2.8 2.8	μA μA
V <sub>TMR(DIS)</sub>	Timer Disable Voltage	Referenced to V <sub>CC</sub>	•	-180	-270		mV
V <sub>OH</sub>	Output Voltage High UV/OV/OV	$V_{CC} = 2.3V, I_{\overline{UV}/OV} = -1\mu A$	•	1			V
V <sub>OL</sub>	Output Voltage Low UV/OV/OV	$ \begin{array}{l} V_{CC} = 2.3V, \ I_{\overline{UV}/OV} = 2.5mA \\ V_{CC} = 1V, \ I_{\overline{UV}} = 100 \mu A \end{array} $	•		0.10 0.01	0.30 0.15	V V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All currents into pins are positive; all voltages are referenced to GND unless otherwise noted.

Note 3:  $V_{CC}$  maximum pin voltage is limited by input current. Since the V<sub>CC</sub> pin has an internal 6.5V shunt regulator, a low impedance supply that exceeds 6V may exceed the rated terminal current. Operation from higher voltage supplies requires a series dropping resistor. See Applications Information.

### **TIMING DIAGRAMS**



### **TYPICAL PERFORMANCE CHARACTERISTICS**

2912 G04



2912 G06 Rev. C

# TYPICAL PERFORMANCE CHARACTERISTICS



### PIN FUNCTIONS (DFN/TSOT Packages)

**DIS (Pin 8/Pin 1, LTC2912-2):** Output Disable Input. Disables the  $\overline{OV}$  and  $\overline{UV}$  output pins. When DIS is pulled high, the  $\overline{OV}$  and  $\overline{UV}$  pins are not asserted except during a UVLO condition. Pin has a weak (2µA) internal pull-down to GND. Leave pin open if unused.

**Exposed Pad (Pin 9, DDB Package):** Exposed Pad may be left open or connected to device ground.

GND (Pin 5/Pin 4): Device Ground.

**LATCH** (Pin 8/Pin 1, LTC2912-1, LTC2912-3): OV/OV Latch Clear/Bypass Input. When pulled high, OV/OV latch is cleared. While held high,  $OV/\overline{OV}$  has a similar delay and output characteristic as  $\overline{UV}$ .

 $\overline{OV}$  (Pin 6/Pin 3, LTC2912-1, LTC2912-2): Overvoltage Logic Output. Asserts low when the VL input voltage is above threshold. Latched low (LTC2912-1). Held low for programmed delay time after VL input is valid (LTC2912-2). Pin has a weak pull-up to V<sub>CC</sub> and may be pulled above V<sub>CC</sub> using an external pull-up. Leave pin open if unused.

### PIN FUNCTIONS (DFN/TSOT Packages)

**OV (Pin 6/Pin 3, LTC2912-3):** Overvoltage Logic Output. Asserts high with a weak internal pull-up to  $V_{CC}$  when the VL input is above threshold. Latches high. May be pulled above  $V_{CC}$  using an external pull-up. Leave pin open if unused.

**TMR (Pin 4/Pin 5):** Reset Delay Timer. Attach an external capacitor ( $C_{TMR}$ ) of at least 10pF to GND to set a reset delay time of 9ms/nF. A 1nF capacitor will generate an 8.5ms reset delay time. Tie pin to V<sub>CC</sub> to bypass timer.

**UV** (Pin 7/Pin 2): Undervoltage Logic Output. Asserts low when the VH input voltage is below threshold. Held low for a programmed delay time after the VH input is valid. Pin has a weak pull-up to  $V_{CC}$  and may be pulled above  $V_{CC}$  using an external pull-up. Leave pin open if unused.

 $V_{CC}$  (Pin 1/Pin 8): Supply Voltage. Bypass this pin to GND with a 0.1µF (or greater) capacitor. Operates as a direct supply input for voltages up to 6V. Operates as a shunt regulator for supply voltages greater than 6V and should have a resistance between the pin and the supply to limit input current to no greater than 10mA. When used without a current-limiting resistance, pin voltage must not exceed 6V.

**VH (Pin 2/Pin 7):** Voltage High Input. When the voltage on this pin is below 0.5V, an undervoltage condition is triggered. Tie pin to  $V_{CC}$  if unused.

**VL (Pin 3/Pin 6):** Voltage Low Input. When the voltage on this pin is above 0.5V, an overvoltage condition is triggered. Tie pin to GND if unused.



### **BLOCK DIAGRAM**

#### Voltage Monitoring

The LTC2912 is a low power voltage monitoring circuit with an undervoltage and an overvoltage input. A timeout period that holds  $\overline{OV}$  and  $\overline{UV}$  asserted after a fault has cleared is adjustable using an external capacitor and may be externally disabled. When configured to monitor a positive voltage V<sub>n</sub> using the 3-resistor circuit configuration shown in Figure 1, VH will be connected to the high side tap of the resistive divider and VL will be connected to the low side tap of the resistive divider.

#### 3-Step Design Procedure

The following 3-step design procedure allows selecting appropriate resistances to obtain the desired UV and OV trip points for the voltage monitor circuit in Figure 1.

For supply monitoring,  $V_n$  is the desired nominal operating voltage,  $I_n$  is the desired nominal current through the resistive divider,  $V_{OV}$  is the desired overvoltage trip point and  $V_{UV}$  is the desired undervoltage trip point.

#### 1. Choose $R_A$ to obtain the desired OV trip point

 $\mathsf{R}_\mathsf{A}$  is chosen to set the desired trip point for the over-voltage monitor.

$$R_{A} = \left| \frac{0.5V}{I_{n}} \bullet \frac{V_{n}}{V_{OV}} \right|$$
(1)



Figure 1. 3-Resistor Positive UV/OV Monitoring Configuration

#### 2. Choose $R_{B}$ to obtain the desired UV trip point

Once  $\mathsf{R}_{\mathsf{A}}$  is known,  $\mathsf{R}_{\mathsf{B}}$  is chosen to set the desired trip point for the undervoltage monitor.

$$R_{B} = \left| \frac{0.5V}{I_{n}} \bullet \frac{V_{n}}{V_{UV}} \right| - R_{A}$$
(2)

#### 3. Choose $\mathbf{R}_{\mathbf{C}}$ to complete the design

Once  $R_A$  and  $R_B$  are known,  $R_C$  is determined by:

$$R_{C} = \left| \frac{V_{n}}{I_{n}} \right| - R_{A} - R_{B}$$
(3)

If any of the variables  $V_n,\,I_n,\,V_{UV}\,or\,V_{OV}$  change, then each step must be recalculated.

#### Voltage Monitor Example

A typical voltage monitor application is shown in Figure 2. The monitored voltage is a 5V  $\pm 10\%$  supply. Nominal current in the resistive divider is  $10\mu$ A.

1. Find R<sub>A</sub> to set the OV trip point of the monitor.

$$R_{A} = \left| \frac{0.5V}{10\mu A} \cdot \frac{5V}{5.5V} \right| \approx 45.3k$$

2. Find  $R_B$  to set the UV trip point of the monitor.

$$R_{B} = \left| \frac{0.5V}{10\mu A} \bullet \frac{5V}{4.5V} \right| - 45.3k \approx 10.2k$$

3. Determine R<sub>C</sub> to complete the design.

$$R_{C} = \left| \frac{5V}{10\mu A} \right| - 45.3k - 10.2k \approx 442k$$



Figure 2. Typical Supply Monitor

#### Power-Up/Power-Down

As soon as  $V_{CC}$  reaches 1V during power up, the  $\overline{UV}$  output asserts low and the  $\overline{OV}$  output weakly pulls to  $V_{CC}$ .

The LTC2912 is guaranteed to assert  $\overline{\text{UV}}$  low,  $\overline{\text{OV}}$  high (LTC2912-1, LTC2912-2) and OV low (LTC2912-3) under conditions of low V<sub>CC</sub>, down to V<sub>CC</sub> = 1V. Above V<sub>CC</sub> = 2V (2.1V maximum), the VH and VL inputs take control.

Once the VH input and  $V_{CC}$  become valid an internal timer is started. After an adjustable delay time,  $\overline{UV}$  weakly pulls high.

#### Threshold Accuracy

Reset threshold accuracy is important in a supply-sensitive system. Ideally, such a system resets only if supply voltages fall outside the exact thresholds for a specified margin. Both LTC2912 inputs have a relative threshold accuracy of  $\pm 1.5\%$  over the full operating temperature range.

For example, when the LTC2912 is programmed to monitor a 5V input with a 10% tolerance, the desired UV trip point is 4.5V. Because of the  $\pm 1.5\%$  relative accuracy of the LTC2912, the UV trip point can be anywhere between 4.433V and 4.567V which is 4.5V  $\pm 1.5\%$ .

Likewise, the accuracy of the resistances chosen for  $R_A$ ,  $R_B$  and  $R_C$  can affect the UV and OV trip points as well. Using the example just given, if the resistances used to set the UV trip point have 1% accuracy, the UV trip range is between 4.354V and 4.650V. This is illustrated in the following calculations.

The UV trip point is given as:

$$V_{UV} = 0.5V \left(1 + \frac{R_C}{R_A + R_B}\right)$$

The two extreme conditions, with a relative accuracy of 1.5% and resistance accuracy of 1%, result in:

$$V_{UV(MIN)} = 0.5V \bullet 0.985 \bullet \left(1 + \frac{R_{C} \bullet 0.99}{(R_{A} + R_{B}) \bullet 1.01}\right)$$

and

$$V_{UV(MAX)} = 0.5V \bullet 1.015 \bullet \left(1 + \frac{R_{C} \bullet 1.01}{(R_{A} + R_{B}) \bullet 0.99}\right)$$

For a desired trip point of 4.5V,  $\frac{R_C}{R_A + R_B} = 8$ 

Therefore,

$$V_{\text{UV(MIN)}} = 0.5V \cdot 0.985 \cdot \left(1 + 8\frac{0.99}{1.01}\right) = 4.354V$$

and

$$V_{UV(MAX)} = 0.5V \bullet 1.015 \bullet \left(1 + 8\frac{1.01}{0.99}\right) = 4.650V$$

#### **Glitch Immunity**

In any supervisory application, noise riding on the monitored DC voltage causes spurious resets. To solve this problem without adding hysteresis, which causes a new error term in the trip voltage, the LTC2912 lowpass filters the output of the first stage comparator at each input. This filter integrates the output of the comparator before asserting the UV or OV logic. A transient at the input of the comparator of sufficient magnitude and duration triggers the output logic. The Typical Performance Characteristics show a graph of the Transient Duration vs Comparator Overdrive.

#### UV/OV Timing

The LTC2912 has an adjustable timeout period ( $t_{UOTO}$ ) that holds OV,  $\overline{OV}$  or  $\overline{UV}$  asserted after each fault has cleared. This delay assures a minimum reset pulse width allowing settling time for the monitored voltage after it has entered the "valid" region of operation.

When the VH input drops below its designed threshold, the  $\overline{\rm UV}$  pin asserts low. When the input recovers above its designed threshold, the UV output timer starts. If the input remains above the designed threshold when the timer finishes, the  $\overline{\rm UV}$  pin weakly pulls high. However, if the input falls below its designed threshold during this timeout period, the timer resets and restarts when the input is above the designed threshold. The OV and  $\overline{\rm OV}$ outputs behave as the  $\overline{\rm UV}$  output when  $\overline{\rm LATCH}$  is high (LTC2912-1, LTC2912-3).

### Selecting the UV/OV Timing Capacitor

The UV and OV timeout period ( $t_{UOTO}$ ) for the LTC2912 is adjustable to accommodate a variety of applications. Connecting a capacitor,  $C_{TMR}$ , between the TMR pin and ground sets the timeout period. The value of capacitor needed for a particular timeout period is:

 $C_{TMR} = t_{UOTO} \bullet 115 \bullet 10^{-9} [F/s]$ 

The Reset Timeout Period vs Capacitance graph found in the Typical Performance Characteristics shows the desired delay time as a function of the value of the timer capacitor that must be used. The TMR pin must have a minimum 10pF load or be tied to  $V_{CC}$ . For long timeout periods, the only limitation is the availability of a large value capacitor with low leakage. Capacitor leakage current must not exceed the minimum TMR charging current of 1.3µA.Tying the TMR pin to  $V_{CC}$  bypasses the timeout period.

### **Undervoltage Lockout**

When V<sub>CC</sub> falls below 2V, the LTC2912 asserts an undervoltage lockout (UVLO) condition. During UVLO,  $\overline{\text{UV}}$  is asserted and pulled low while OV and  $\overline{\text{OV}}$  are cleared and blocked from asserting. When V<sub>CC</sub> rises above 2V,  $\overline{\text{UV}}$  follows the same timing procedure as an undervoltage condition on the VH input.

### Shunt Regulator

The LTC2912 has an internal shunt regulator. The V<sub>CC</sub> pin operates as a direct supply input for voltages up to 6V. Under this condition, the quiescent current of the device remains below a maximum of  $70\mu$ A. For V<sub>CC</sub> voltages higher than 6V, the device operates as a shunt regulator

and should have a resistance  $R_Z$  between the supply and the  $V_{CC}$  pin to limit the current to no greater than 10mA.

When choosing this resistance value, select an appropriate location on the I-V curve shown in the Typical Performance Characteristics to accommodate any variations in  $V_{CC}$  due to changes in current through  $R_Z$ .

### $\overline{\text{UV}},\,\overline{\text{OV}}$ and OV Output Characteristics

The DC characteristics of the  $\overline{UV}$ ,  $\overline{OV}$  and 0V pull-up and pull-down strength are shown in the Typical Performance Characteristics. Each pin has a weak internal pull-up to V<sub>CC</sub> and a strong pull-down to ground. This arrangement allows these pins to have open-drain behavior while possessing several other beneficial characteristics. The weak pull-up eliminates the need for an external pull-up resistor when the rise time on the pin is not critical. On the other hand, the open-drain configuration allows for wired-OR connections, and is useful when more than one signal needs to pull down on the output. V<sub>CC</sub> of 1V guarantees a maximum V<sub>OL</sub> = 0.15V at  $\overline{UV}$ .

At  $V_{CC} = 1V$ , the weak pull-up current on  $\overline{OV}$  is barely turned on. Therefore, an external pull-up resistor of no more than 100k is recommended on the  $\overline{OV}$  pin if the state and pull-up strength of the  $\overline{OV}$  pin is crucial at very low  $V_{CC}$ .

Note however, by adding an external pull-up resistor, the pull-up strength on the  $\overline{OV}$  pin is increased. Therefore, if it is connected in a wired-OR connection, the pull-down strength of any single device must accommodate this additional pull-up strength.

### **Output Rise and Fall Time Estimation**

The  $\overline{\text{UV}}$ ,  $\overline{\text{OV}}$  and OV outputs have strong pull-down capability. The following formula estimates the output fall time (90% to 10%) for a particular external load capacitance (C<sub>LOAD</sub>):

 $t_{FALL} \approx 2.2 \bullet R_{PD} \bullet C_{LOAD}$ 

where  $R_{PD}$  is the on-resistance of the internal pull-down transistor, typically 50 $\Omega$  at  $V_{CC}$  > 1V and at room temperature (25°C).  $C_{LOAD}$  is the external load capacitance on the pin. Assuming a 150pF load capacitance, the fall time is 16.5ns.

The rise time on the  $\overline{UV}$ ,  $\overline{OV}$  and 0V pins is limited by a 400k pull-up resistance to V<sub>CC</sub>. A similar formula estimates the output rise time (10% to 90%) at the  $\overline{UV}$ ,  $\overline{OV}$  and OV pins:

 $t_{RISE} \approx 2.2 \bullet R_{PU} \bullet C_{LOAD}$ 

where R<sub>PU</sub> is the pull-up resistance.

#### **OV**/OV Latch (LTC2912-1, LTC2912-3)

With the LATCH pin held low, the  $\overline{OV}$  pin latches low (LTC2912-1) and the OV pin latches high (LTC2912-3) when an OV condition is detected. The latch is cleared by raising the LATCH pin high. If an OV condition clears while LATCH is held high, the latch is bypassed and the OV and  $\overline{OV}$  pins behave the same as the  $\overline{UV}$  pin with a similar timeout period at the output. If LATCH is pulled

**TYPICAL APPLICATIONS** 

Dual UV/OV Supply Monitor, 3.3V ±10% Tolerance



low while the timeout period is active, the OV and  $\overline{OV}$  pins latch as before.

#### Disable (LTC2912-2)

The LTC2912-2 allows disabling the  $\overline{\text{UV}}$  and  $\overline{\text{OV}}$  outputs via the DIS pin. Pulling DIS high forces both outputs to remain weakly pulled high, regardless of any faults that occur on the inputs. However, if a UVLO condition occurs,  $\overline{\text{UV}}$  asserts and pulls low, but the timeout function is bypassed.  $\overline{\text{UV}}$  pulls high as soon as the UVLO condition is cleared.

DIS has a weak  $2\mu A$  (typical) internal pull-down current guaranteeing normal operation with the pin left open.





#### Dual UV Supply Monitor, 3.3V, 2.5V, 10% Tolerance



### PACKAGE DESCRIPTION



**DDB Package** 

1. DRAWING CONFORMS TO VERSION (WECD-1) IN JEDEC PACKAGE OUTLINE MO-229

2. DRAWING NOT TO SCALE 3. ALL DIMENSIONS ARE IN MILLIMETERS 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE

5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



**TS8** Package 8-Lead Plastic TSOT-23 (Reference LTC DWG # 05-08-1637 Rev A)

DIMENSIONS ARE INCLUSIVE OF PLATING
 DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
 MOLD FLASH SHALL NOT EXCEED 0.254mm

6. JEDEC PACKAGE REFERENCE IS MO-193

Rev. C

### **REVISION HISTORY** (Revision history begins at Rev B)

REV	DATE	DESCRIPTION	PAGE NUMBER
В	06/14	Updated Package/Order Information	2, 3
		Added OV/OV Output Voltage vs V <sub>CC</sub> graph	6
С	02/20	Corrected $T_{JMAX}$ or $\theta_{JA}$ for TSOT-23 package	2