8-Channel PMBus Power System Manager Featuring Accurate Output Voltage Measurement

FEATURES

- Sequence, Trim, Margin and Supervise Eight Power Supplies
- Manage Faults, Monitor Telemetry and Create Fault Logs
- PMBus[™] Compliant Command Set
- Supported by LTpowerPlay® GUI
- Margin or Trim Supplies to Within 0.25% of Target
- Fast OV/UV Supervisors Per Channel
- Coordinate Sequencing and Fault Management Across Multiple LTC PSM Devices
- Automatic Fault Logging to Internal EEPROM
- Operate Autonomously without Additional Software
- Internal Temperature and Input Voltage Supervisors
- Accurate Monitoring of Eight Output Voltages, Input Voltage and Internal Die Temperature
- I²C/SMBus Serial Interface
- Can Be Powered from 3.3V, or 4.5V to 15V
- Programmable Watchdog Timer
- 100% Pin-Compatible Upgrade to the LTC2978/LTC2978A
- Available in 64-Pin 9mm × 9mm QFN Package
- AEC-Q100 Qualified for Automotive Applications

APPLICATIONS

- Computers and Network Servers
- Industrial Test and Measurement
- High Reliability Systems
- Medical Imaging
- Video


DESCRIPTION

The LTC®2977 is an 8-channel Power System Manager used to sequence, trim (servo), margin, supervise, manage faults, provide telemetry and create fault logs. PMBus commands support power supply sequencing. precision point-of-load voltage adjustment and margining. DACs use a proprietary soft-connect algorithm to minimize supply disturbances. Supervisory functions include overvoltage and undervoltage threshold limits for eight power supply output channels and one power supply input channel, as well as over and under temperature limits. Programmable fault responses can disable the power supplies with optional retry after a fault is detected. Faults that disable a power supply can automatically trigger black box EEPROM storage of fault status and associated telemetry. An internal 16-bit ADC monitors eight output voltages, one input voltage, and die temperature. In addition, odd numbered channels can be configured to measure the voltage across a current sense resistor. A programmable watchdog timer monitors microprocessor activity for a stalled condition and resets the microprocessor if necessary. A single wire bus synchronizes power supplies across multiple LTC Power System Management (PSM) devices. Configuration EEPROM with ECC supports autonomous operation without additional software.


All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. Patents including 7382303, 7420359 and 7940091.

TYPICAL APPLICATION

8-Channel PMBus Power System Manager



Typical ADC Total Unadjusted Error vs Temperature



Rev. F

1

LTC2977

TABLE OF CONTENTS

Features	
Applications	
Typical Application	
Description	
Absolute Maximum Ratings	
Order Information	4
Pin Configuration	
Electrical Characteristics	
PMBus Timing Diagram	
Typical Performance Characteristics	10
Pin Functions	
Block Diagram	
Operation	
Operation Overview	
EEPROM	
Reset	
Other Operations	
Clock Sharing	
PMBus Serial Digital Interface	
PMBus	
Device Address	
Processing Commands	
PMBus Command Summary	
Summary Table	
Data Formats	
PMBus Command Description	
Addressing and Write Protect	28
PAGE	
WRITE_PROTECT	
WRITE PROTECT Pin	
MFR_PAGE_FF_MASK	
MFR_I2C_BASE_ADDRESS	30
MFR_COMMAND_PLUS, MFR_DATA_PLUSO,	
MFR_DATA_PLUS1, MFR_STATUS_PLUS0, and M	
STATUS_PLUS1	30
Reading Fault Log Using Command Plus and Mfr_	
data_plus0	
Peek Operation using Mfr_data_plus0	
Enabling and Disabling Poke Operations	
Poke Operation Using Mfr_data_plus0	32
Command Plus Operations Using	
Mfr_data_plus1	32
Operation, Mode and EEPROM Commands	
OPERATION	
ON_OFF_CONFIG	_
CLEAR_FAULTS	
STORE_USER_ALL and RESTORE_USER_ALL	
CAPABILITY	
VOUT_MODE	35

Output Voltage Related Commands	36
VOUT_COMMAND, VOUT_MAX, VOUT_MARGIN	_
HIGH, VOUT_MARGIN_LOW, VOUT_OV_FAULT_I	_IMIT,
VOUT_OV_WARN_LIMIT, VOUT_UV_WARN_LIM	IT.
VOUT_UV_FAULT_LIMIT, POWER_GOOD_ON and	d d
POWER_GOOD_OFF	<u>.</u> 36
Input Voltage Related Commands	36
VIN_ON, VIN_OFF, VIN_OV_FAULT_LIMIT,	
VIN_OV_WARN_LIMIT, VIN_UV_WARN_LIMIT a	nd
VIN_UV_FAULT_LIMIT	00
Temperature Related Commands	31
OT_FAULT_LIMIT, OT_WARN_LIMIT,	07
UT_WARN_LIMIT and UT_FAULT_LIMIT	37
Timer Limits	37
TON_DELAY, TON_RISE, TON_MAX_FAULT_LIM	
and TOFF_DELAY	
Fault Response for Voltages Measured by the High S	Speed
Supervisor	38
VOUT_OV_FAULT_RESPONSE and VOUT_UV_FA	ULT_
RESPONSE	
Fault Response for Values Measured by the ADC	39
OT_FAULT_RESPONSE, UT_FAULT_RESPONSE, '	
OV FAULT RESPONSE and	_
VIN_UV_FAULT_RESPONSE	39
Timed Fault Response	
TON_MAX_FAULT_RESPONSE	10 40
Status Commands	
STATUS_BYTE	
STATUS_WORD	
STATUS_VOUT	
STATUS_INPUT	
STATUS_TEMPERATURE	
STATUS_CML	
STATUS_MFR_SPECIFIC	
ADC Monitoring Commands	
READ_VIN	
READ_VOUT	44
READ_TEMPERATURE_1	44
PMBUS_REVISION	
Manufacturer Specific Commands	45
MFR_CONFIG_LTC2977 Tracking Supplies On and Off	45
Tracking Supplies On and Off	46
Tracking Implementation	48
MFR CONFIG ALL LTC2977	49
MFR_FAULTBz0_PROPAGATE,	
MFR_FAULTBz1_PROPAGATE	50
MFR_PWRGD_EN	
	0 1

TABLE OF CONTENTS

MFR_FAULTB00_RESPONSE, MFR_FAULTB01_	
RESPONSE, MFR_FAULTB10_RESPONSE and MFR_	
FAULTB11_RESPONSE52	
MFR_VINEN_OV_FAULT_RESPONSE53	
MFR VINEN UV FAULT RESPONSE54	
MFR RETRY COUNT55	
MFR RETRY DELAY55	
MFR RESTART DELAY55	
MFR VOUT PEAK56	
MFR_VIN_PEAK56	
MFR_TEMPERATURE_PEAK56	
MFR_DAC56	
MFR_POWERGOOD_ASSERTION_DELAY57	
MFR_PADS57	
MFR_SPECIAL_ID58	
MFR_SPECIAL_LOT58	
MFR_INFO58	
MFR_VOUT_DISCHARGE_THRESHOLD59	
MFR_COMMON59	
USER DATA 00, USER DATA 01,	
USER_DATA_02, USER_DATA_03,	
USER_DATA_04, MFR_LTC_RESERVED_1 and MFR_	
LTC RESERVED 260	
MFR_VOUT_MIN60	
MFR_VIN_MIN60	
MFR_TEMPERATURE_MIN61	
MFR_STATUS_261	
MFR_TELEMETRY62	
Watchdog Operation63	
MFR_WATCHDOG_T_FIRST and	
MED WATCHDOO T	
MFR_WATCHDOG_T63	
Bulk Programming the User EEPROM Space	
MFR_EE_UNLOCK64	
MFR_EE_ERASE64	
MFR_EE_DATA64	
Response When Part Is Busy65	
MFR_EE Erase and Write Programming Time65	
Fault Log Operation65 MFR_FAULT_LOG_STORE65	
MFR_FAULT_LOG_STORE65	
MFR_FAULT_LOG_RESTORE65	
MFR_FAULT_LOG_CLEAR66	
MFR_FAULT_LOG_STATUS66	
MFR_FAULT_LOG67	
Applications Information74	
Applications information	
Overview	


On State Operation	75
Servo Modes	
DAC Modes	75
Margining	76
Off Sequencing	
V _{OUT} Off Threshold Voltage	
Automatic Restart Via MFR_RESTART_DELAY	
Command and CONTROLn Pin	76
Fault Management	
Output Overvoltage and Undervoltage Faults	
Output Overvoltage and Undervoltage Warnings	
Configuring the V _{IN EN} Output	
Multichannel Fault Management	
Interconnect Between Multiple LTC2977's	
Application Circuits	80
Trimming and Margining DC/DC Converters with	
External Feedback Resistors	80
Four-Step Resistor Selection Procedure for DC/DC	
Converters with External Feedback Resistors	81
Trimming and Margining DC/DC Converters with	
a TRIM Pin	82
Two-Step Resistor and DAC Full-Scale Voltage	
Selection Procedure for DC/DC Converters with a	
TRIM Pin	82
Measuring Current	
Measuring Current with a Sense Resistor	
Measuring Current with Inductor DCR	
Single Phase Design Example	
Measuring Multiphase Currents	
Multiphase Design Example	
Anti-aliasing Filter Considerations	
Sensing Negative Voltages	
Connecting the DC1613 USB to I ² C/SMBus/PMBus	
Controller to the LTC2977 in System	85
Design Checklist	
Logic Signals	
DAC Outputs	
LTpowerPlay: An Interactive GUI for Power System	
Managers	87
PCB Assembly and Layout Suggestions	
Bypass Capacitor Placement	88
Exposed Pad Stencil Design	88
PC Board Layout	
Unused ADC Sense Inputs	
Package Description	. 90
Revision History	
Typical Application	. 92
Related Parts	

ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)
Supply Voltages:
V _{PWR} 0.3V to 15V
V _{DD33} 0.3V to 3.6V
V _{DD25}
Digital Input/Output Voltages:
ALERTB, SDA, SCL, CONTROLO,
CONTROL1
PWRGD, SHARE CLK,
WDI/RESETB, WP0.3V to $V_{DD33} + 0.3V$
FAULTB00, FAULTB01, FAULTB10,
FAULTB110.3V to V _{DD33} + 0.3V
ASEL0, ASEL10.3V to V _{DD33} + 0.3V
Analog Voltages:
REFP0.3V to 1.35V
REFM –0.3V to 0.3V
V _{IN SNS}
V _{SENSEP[7:0]} 0.3V to 6V
V _{SENSEM[7:0]} 0.3V to 6V
V _{OUT_EN[3:0]} , V _{IN_EN} 0.3V to 15V
V _{OUT_EN[7:4]} 0.3V to 6V
V _{DACP[7:0]} 0.3V to 6V
V _{DACM[7:0]} 0.3V to 0.3V
Operating Junction Temperature Range:
LTC2977C0°C to 70°C
LTC2977I40°C to 105°C
Storage Temperature Range65°C to 150°C*
Maximum Junction Temperature 125°C*

^{*}See Operation section for detailed EEPROM de-rating information for junction temperatures in excess of 105°C.

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	JUNCTION TEMPERATURE RANGE
LTC2977CUP#PBF	LTC2977CUP#TRPBF	LTC2977UP	64-Pin (9mm × 9mm) Plastic QFN	0°C to 70°C
LTC2977IUP#PBF	LTC2977IUP#TRPBF	LTC2977UP	64-Pin (9mm × 9mm) Plastic QFN	-40°C to 105°C
AUTOMOTIVE PRODUCTS	S**			
LTC2977IUP#WPBF	LTC2977IUP#WTRPBF	LTC2977UP	64-Pin (9mm × 9mm) Plastic QFN	-40°C to 105°C

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

^{**}Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_J = 25^{\circ}C$. $V_{PWR} = V_{IN_SNS} = 12V$, V_{DD33} , V_{DD25} , REFP and REFM pins floating, unless otherwise indicated. $C_{VDD33} = 100$ nF, $C_{VDD25} = 100$ nF and $C_{REF} = 100$ nF. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Power Supply	Characteristics						·
$\overline{V_{PWR}}$	V _{PWR} Supply Input Operating Range		•	4.5		15	V
I _{PWR}	V _{PWR} Supply Current	4.5V ≤ V _{PWR} ≤ 15V, V _{DD33} Floating	•		10	13	mA
I _{VDD33}	V _{DD33} Supply Current	$3.13V \le V_{DD33} \le 3.47V, V_{PWR} = V_{DD33}$	•		10	13	mA
V _{UVLO_VDD33}	V _{DD33} Undervoltage Lockout	V _{DD33} Ramping Up, V _{PWR} = V _{DD33}	•	2.35	2.55	2.8	V
	V _{DD33} Undervoltage Lockout Hysteresis				120		mV
V_{DD33}	Supply Input Operating Range	$V_{PWR} = V_{DD33}$	•	3.13		3.47	V
	Regulator Output Voltage	$4.5V \le V_{PWR} \le 15V$	•	3.13	3.26	3.47	V
	Regulator Output Short-Circuit Current	V _{PWR} = 4.5V, V _{DD33} = 0V	•	75	90	140	mA
V_{DD25}	Regulator Output Voltage	$3.13V \le V_{DD33} \le 3.47V$	•	2.35	2.5	2.6	V
	Regulator Output Short-Circuit Current	$V_{PWR} = V_{DD33} = 3.47V, V_{DD25} = 0V$	•	30	55	80	mA
t _{INIT}	Initialization Time	Time from V _{IN} Applied Until the TON_DELAY Timer Starts			30		ms
Voltage Refer	rence Characteristics						
V _{REF}	Output Voltage (Note 3)	$V_{REF} = V_{REFP} - V_{REFM}$, $0 < I_{REFP} < 100 \mu A$			1.232		V
	Temperature Coefficient				3		ppm/°C
	Hysteresis	(Note 4)			100		ppm
ADC Characte	ristics						
V _{IN_ADC}	Voltage Sense Input Range	Differential Voltage: V _{IN_ADC} = (V _{SENSEP} , – V _{SENSEM} ,)	•	0		6	V
		Single-Ended Voltage: V _{SENSEM} n	•	-0.1		0.1	V
	Current Sense Input Range (Odd	Single-Ended Voltage: V _{SENSEPn} , V _{SENSEMn}	•	-0.1		6	V
	Numbered Channels Only)	Differential Voltage: V _{IN_ADC}	•	-170		170	mV
N_ADC	Voltage Sense Resolution Uses L16 Format	0V ≤ V _{IN_ADC} ≤ 6V Mfr_config_adc_hires = 0			122		μV/LSB
	Current Sense Resolution (Odd Numbered Channels Only)	$\begin{array}{l} 0 mV \leq V_{IN_ADC} < 16 mV \; (\text{Note } 12) \\ 16 mV \leq V_{IN_ADC} < 32 mV \\ 32 mV \leq V_{IN_ADC} < 63.9 mV \\ 63.9 mV \leq V_{IN_ADC} < 127.9 mV \\ 127.9 mV \leq V_{IN_ADC} \\ Mfr_config_adc_hires = 1 \end{array}$			15.625 31.25 62.5 125 250		μV/LSB μV/LSB μV/LSB μV/LSB μV/LSB
TUE_ADC_ VOLT_SNS	Total Unadjusted Error (Note 3)	Voltage Sense Mode V _{IN_ADC} ≥ 1V	•			±0.25	% of Reading
		Voltage Sense Mode $0 \le V_{IN_ADC} \le 1V$	•			±2.5	mV
TUE_ADC_ CURR_SNS	Total Unadjusted Error (Note 3)	Current Sense Mode, Odd Numbered Channels Only, 20mV ≤ V _{IN_ADC} ≤ 170mV	•			±0.7	% of Reading
		Current Sense Mode, Odd Numbered Channels Only, V _{IN_ADC} ≤ 20mV	•			±140	μV
V _{OS_ADC}	Offset Error	Current Sense Mode, Odd Numbered Channels Only	•			±100	μV
t _{CONV_ADC}	Conversion Time	Voltage Sense Mode (Note 5)			6.15		ms
		Current Sense Mode (Note 5)			24.6		ms
		Temperature Input (Note 5)			24.6		ms

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_J = 25°C. V_{PWR} = V_{IN_SNS} = 12V; V_{DD33}, V_{DD25}, REFP and REFM pins floating, unless otherwise indicated. C_{VDD33} = 100nF, C_{VDD25} = 100nF and C_{REF} = 100nF. (Note 2)

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
t _{UPDATE_ADC}	Update Time	Odd Numbered Char Mode (Note 5)	nnels in Current Sense			160		ms
C _{IN_ADC}	Input Sampling Capacitance					1		pF
f _{IN_ADC}	Input Sampling Frequency					62.5		kHz
I _{IN_ADC}	Input Leakage Current	$V_{IN_ADC} = 0V, 0V \le V$ Current Sense Mode	$V_{\text{COMMONMODE}} \leq 6V$,	•			±0.5	μА
	Differential Input Current	V _{IN_ADC} = 0.17V, Cu	rrent Sense Mode	•		80	250	nA
		V _{IN_ADC} = 6V, Voltag	e Sense Mode	•		10	15	μА
DAC Output C	haracteristics							
N_V _{DACP}	Resolution					10		Bits
V _{FS_VDACP}	Full-Scale Output Voltage (Programmable)	DAC Code = 0x3FF DAC Polarity = 1	Buffer Gain Setting_0 Buffer Gain Setting_1	•	1.32 2.53	1.38 2.65	1.44 2.77	V
INL_V _{DACP}	Integral Nonlinearity	(Note 6)		•			±2	LSB
DNL_V _{DACP}	Differential Nonlinearity	(Note 6)		•			±2.4	LSB
V _{OS_VDACP}	Offset Voltage	(Note 6)		•			±10	mV
V_{DACP}	Load Regulation (V _{DACPn} – V _{DACMn})	$V_{DACPn} = 2.65V, I_{VDACPn}$	ACPn Sourcing = 2mA			100		ppm/mA
		$V_{DACPn} = 0.1V, I_{VDAC}$	_{CPn} Sinking = 2mA			100		ppm/mA
	PSRR (V _{DACPn} – V _{DACMn})	DC: $3.13V \le V_{DD33} \le 3.47V$, $V_{PWR} = V_{DD33}$				60		dB
		100mV Step in 20ns with 50pF Load				40		dB
	DC CMRR (V _{DACPn} – V _{DACMn})	$-0.1V \le V_{DACMn} \le 0.$	1V			60		dB
	Leakage Current	V_{DACPn} Hi-Z, $0V \le V_{I}$	_{DACPn} ≤ 6V	•			±100	nA
	Short-Circuit Current Low	V _{DACP} Shorted to G	ND	•	-10		-4	mA
	Short-Circuit Current High	V _{DACP} Shorted to V	DD33	•	4		10	mA
C _{OUT}	Output Capacitance	V _{DACP} n Hi-Z				10		pF
t _{S_VDACP}	DAC Output Update Rate	Fast Servo Mode				500		μs
Voltage Supe	rvisor Characteristics							
V_{IN_VS}	Input Voltage Range (Programmable)	$V_{IN_VS} = (V_{SENSEP}n - V_{SENSEM}n)$	Low Resolution Mode High Resolution Mode	•	0 0		6 3.8	V
		Single-Ended Voltag	e: V _{SENSEM<i>n</i>}	•	-0.1		0.1	V
N_VS	Voltage Sensing Resolution	0V to 3.8V Range: H	igh Resolution Mode			4		mV/LSB
		0V to 6V Range: Lov	v Resolution Mode			8		mV/LSB
TUE_VS	Total Unadjusted Error	$2V \le V_{IN_VS} \le 6V, LC$	ow Resolution Mode	•			±1.25	% of Reading
		$1.5V < V_{IN_VS} \le 3.8V$ Mode	, High Resolution	•			±1.0	% of Reading
		$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	/, High Resolution	•			±1.5	% of Reading
t _{S_VS}	Update Period					12.21		μs
V _{IN_SNS} Input	Characteristics							
V _{VIN_SNS}	V _{IN_SNS} Input Voltage Range			•	0		15	V
R _{VIN_SNS}	V _{IN_SNS} Input Resistance			•	70	90	110	kΩ

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_J = 25°C. V_{PWR} = V_{IN_SNS} = 12V; V_{DD33}, V_{DD25}, REFP and REFM pins floating, unless otherwise indicated. C_{VDD33} = 100nF, C_{VDD25} = 100nF and C_{REF} = 100nF. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
TUE _{VIN_SNS}	VIN_ON, VIN_OFF Threshold Total	$3V \le V_{VIN_SNS} \le 8V$	•			±2.0	% 01
	Unadjusted Error	V _{VIN SNS} > 8V	•			±1.0	Reading
	READ_VIN Total Unadjusted Error	3V ≤ V _{VIN SNS} ≤ 8V	•			±1.5	% 01
		V _{VIN_SNS} > 8V	•			±1.0	Reading
DAC Soft-Con	nect Comparator Characteristics					,	
V _{OS_CMP}	Offset Voltage	$V_{DACPn} = 0.2V$	•		±1	±18	mV
		$V_{DACPn} = 1.3V$	•		±2	±26	mV
		$V_{DACPn} = 2.65V$	•		±3	±52	mV
Temperature	Sensor Characteristics						
TUE_TS	Total Unadjusted Error				±1		°C
V _{OUT} Enable (Output (V _{OUT_EN} [3:0]) Characteristics						
V _{VOUT_EN} n	Output High Voltage (Note 11)	$I_{VOUT_ENn} = -5\mu A, V_{DD33} = 3.3V$	•	10	12.5	14.7	V
I _{VOUT_ENn}	Output Sourcing Current	V_{VOUT_ENn} Pull-Up Enabled, $V_{VOUT_ENn} = 1V$	•	- 5	-6	-8	μА
	Output Sinking Current	Strong Pull-Down Enabled, $V_{VOUT_ENn} = 0.4V$	•	3	5	8	mA
		Weak Pull-Down Enabled, $V_{VOUT_ENn} = 0.4V$	•	28	43	60	μА
	Output Leakage Current	$ \begin{array}{l} \text{Internal Pull-Up Disabled,} \\ \text{OV} \leq V_{VOUT_ENn} \leq 15V \end{array} $	•			±1	μА
V _{VOUT_VALID}	Minimum V _{DD33} when V _{VOUT_ENn} Valid	$V_{VOUT_ENn} \le 0.4V$	•			1.1	V
V _{OUT} Enable (Output (V _{OUT_EN} [7:4]) Characteristics						
I _{VOUT_EN} n	Output Sinking Current	Strong Pull-Down Enabled, V _{OUT_ENn} = 0.1V			6		mA
	Output Leakage Current	$0V \le V_{VOUT_ENn} \le 6V$	•			±1	μА
V _{VOUT_VALID}	Minimum V _{DD33} when V _{VOUT_ENn} Valid	$V_{VOUT_ENn} \le 0.4V$	•			1.1	V
V _{IN} Enable Ou	ıtput (V _{IN_EN}) Characteristics						
V_{VIN_EN}	Output High Voltage	$I_{VIN_EN} = -5\mu A, V_{DD33} = 3.3V$	•	10	12.5	14.7	V
I _{VIN_EN}	Output Sourcing Current	V _{IN_EN} Pull-Up Enabled, V _{VIN_EN} = 1V	•	- 5	-6	-8	μА
	Output Sinking Current	$V_{VIN_EN} = 0.4V$	•	3	5	8	mA
	Leakage Current		•			±1	μА
EEPROM Cha	racteristics						
Endurance	(Notes 7, 10)	0°C < T _J < 85°C During EEPROM Write Operations	•	10,000			Cycles
Retention	(Notes 7, 10)	T _J < 105°C	•	20			Years
t _{MASS_WRITE}	Mass Write Operation Time (Note 8)	STORE_USER_ALL, 0°C < T _J < 85°C During EEPROM Write Operations	•		440	4100	ms

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_J = 25°C. V_{PWR} = V_{IN_SNS} = 12V; V_{DD33}, V_{DD25}, REFP and REFM pins floating, unless otherwise indicated. C_{VDD33} = 100nF, C_{VDD25} = 100nF and C_{REF} = 100nF. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Digital Inputs	SCL, SDA, CONTROLO, CONTROL1, WD	I/RESETB, FAULTBOO, FAULTBO1, FAULTB10), FAU	LTB11, WP			
V _{IH}	High Level Input Voltage		•	2.1			V
V_{IL}	Low Level Input Voltage		•			1.5	V
V _{HYST}	Input Hysteresis				20		mV
I _{LEAK}	LEAK Input Leakage Current	$OV \le V_{PIN} \le 5.5V$, SDA, SCL, CONTROL <i>n</i> Pins Only	•			±2	μА
		OV ≤ V _{PIN} ≤ V _{DD33} + 0.3V, FAULTB <i>zn</i> , WDI/RESETB, WP Pins Only	•			±2	μА
t _{SP}	Pulse Width of Spike Suppressed	FAULTBzn, CONTROLn Pins Only			10		μs
		SDA, SCL Pins Only			98		ns
t _{FAULT_MIN}	Minimum Low Pulse Width for Externally Generated Faults			110			ms
t _{RESETB}	Pulse Width to Assert Reset	V _{WDI/RESETB} ≤ 1.5V	•	300			μs
t _{WDI}	Pulse Width to Reset Watchdog Timer	V _{WDI/RESETB} ≤ 1.5V	•	0.3		200	μs
f _{WDI}	Watchdog Interrupt Input Frequency		•			1	MHz
C _{IN}	Digital Input Capacitance				10		pF
Digital Input S	SHARE_CLK			,			
$\overline{V_{IH}}$	High Level Input Voltage		•	1.6			V
V_{IL}	Low Level Input Voltage		•			0.8	V
f _{SHARE_CLK_IN}	Input Frequency Operating Range		•	90		110	kHz
t_{LOW}	Assertion Low Time	V _{SHARE_CLK} < 0.8V	•	0.825		1.1	μs
t _{RISE}	Rise Time	V _{SHARE_CLK} < 0.8V to V _{SHARE_CLK} > 1.6V	•			450	ns
I _{LEAK}	Input Leakage Current	$0V \le V_{SHARE_CLK} \le V_{DD33} + 0.3V$	•			±1	μА
C _{IN}	Input Capacitance				10		pF
Digital Output	s SDA, ALERTB, PWRGD, SHARE_CLK,	FAULTB00, FAULTB01, FAULTB10, FAULTB1	1				
V_{OL}	Digital Output Low Voltage	I _{SINK} = 3mA	•			0.4	V
f _{SHARE_CLK_OUT}	Output Frequency Operating Range	5.49kΩ Pull-Up to V _{DD33}	•	90	100	110	kHz
Digital Inputs	ASELO,ASEL1						
V_{IH}	Input High Threshold Voltage		•	$V_{DD33} - 0.5$			V
V_{IL}	Input Low Threshold Voltage		•			0.5	V
$I_{\text{IH,IL}}$	High, Low Input Current	ASEL[1:0] = 0, V_{DD33}	•			±95	μА
I _{HIZ}	Hi-Z Input Current		•			±24	μА
C _{IN}	Input Capacitance				10		pF
Serial Bus Tir	ning Characteristics						
f _{SCL}	Serial Clock Frequency (Note 9)		•	10		400	kHz
t_{LOW}	Serial Clock Low Period (Note 9)		•	1.3			μs
t _{HIGH}	Serial Clock High Period (Note 9)		•	0.6			μs
t _{BUF}	Bus Free Time Between Stop and Start (Note 9)		•	1.3			μs
t _{HD,STA}	Start Condition Hold Time (Note 9)		•	600			ns
t _{SU,STA}	Start Condition Setup Time (Note 9)		•	600			ns
t _{SU,STO}	Stop Condition Setup Time (Note 9)		•	600			ns

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_J = 25^{\circ}C$. $V_{PWR} = V_{IN_SNS} = 12V$; V_{DD33} , V_{DD25} , REFP and REFM pins floating, unless otherwise indicated. $C_{VDD33} = 100$ nF, $C_{VDD25} = 100$ nF and $C_{REF} = 100$ nF. (Note 2)

SYMBOL	DL PARAMETER CONDITIONS			MIN	TYP	MAX	UNITS
t _{HD,DAT}	Data Hold Time (LTC2977 Receiving Data) (Note 9)		•	0			ns
	Data Hold Time (LTC2977 Transmitting Data) (Note 9)		•	300		900	ns
t _{SU,DAT}	Data Setup Time (Note 9)		•	100			ns
t _{SP}	Pulse Width of Spike Suppressed (Note 9)				98		ns
t _{TIMEOUT_BUS}	Time Allowed to Complete any PMBus Command After Which Time SDA Will Be Released and Command Terminated	Mfr_config_all_longer_pmbus_timeout = 0 Mfr_config_all_longer_pmbus_timeout = 1	•		25 200	35 280	ms ms
Additional Dig	ital Timing Characteristics						
t _{OFF_MIN}	Minimum Off Time for Any Channel				100		ms

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating for extended periods may affect device reliability and lifetime.

Note 2: All currents into device pins are positive. All currents out of device pins are negative. All voltages are referenced to GND unless otherwise specified. If power is supplied to the chip via the V_{DD33} pin only, connect V_{PWB} and V_{DD33} pins together.

Note 3: The ADC total unadjusted error includes all error sources. First, a two-point analog trim is performed to achieve a flat reference voltage (V_{REF}) over temperature. This results in minimal temperature coefficient, but the absolute voltage can still vary. To compensate for this, a high-resolution, drift-free, and noiseless digital trim is applied at the output of the ADC, resulting in a very high accuracy measurement.

Note 4: Hysteresis in the output voltage is created by package stress that differs depending on whether the IC was previously at a higher or lower temperature. Output voltage is always measured at 25°C, but the IC is cycled to 105°C or -40°C before successive measurements. Hysteresis is roughly proportional to the square of the temperature change.

Note 5: The time between successive ADC conversions (latency of the ADC) for any given channel is given as: 36.9ms + (6.15ms • number of ADC channels configured in Low Resolution mode) + (24.6ms • number of ADC channels configured in High Resolution mode).

Note 6: Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to full-scale code, 1023.

Note 7: EEPROM endurance and retention are guaranteed by design, characterization and correlation with statistical process controls. The minimum retention specification applies for devices whose EEPROM has been cycled less than the minimum endurance specification.

Note 8: The LTC2977 will not acknowledge any PMBus commands except for MFR_COMMON, while a mass write operation is being executed. This includes the STORE_USER_ALL and MFR_FAULT_LOG_STORE commands or a fault log store initiated by a channel faulting off.


Note 9: Maximum capacitive load, C_B , for SCL and SDA is 400pF. Data and clock rise time (t_f) and fall time (t_f) are: $(20+0.1 \bullet C_B)$ (ns) $< t_f < 300$ ns and $(20+0.1 \bullet C_B)$ (ns) $< t_f < 300$ ns. $C_B =$ capacitance of one bus line in pF SCL and SDA external pull-up voltage, V_{10} , is $3.13V < V_{10} < 5.5V$.

Note 10: EEPROM endurance and retention will be degraded when $T_{J} > 105$ °C.


Note 11: Output enable pins are charge-pumped from V_{DD33} .


Note 12: The current sense resolution is determined by the L11 format and the mV units of the returned value. For example, a full-scale value of 170mV returns an L11 value of 0xF2A8 = $680 \cdot 2^{-2} = 170$. This is the lowest range that can represent this value without overflowing the L11 mantissa and the resolution for 1LSB in this range is 2^{-2} mV = 250μ V. Each successively lower range improves resolution by cutting the LSB size in half.


PMBUS TIMING DIAGRAM




TYPICAL PERFORMANCE CHARACTERISTICS













TEMPERATURE (°C)


ADC Zero Code Center Offset













TYPICAL PERFORMANCE CHARACTERISTICS


ADC High Resolution Mode Differential Input Current




Closed-Loop Servo Error




DAC Full-Scale Output Voltage vs Temperature




DAC Offset Voltage vs Temperature




DAC Short-Circuit Current vs Temperature




DAC Output Impedance vs Frequency




DAC Transient Response to 1LSB DAC Code Change



DAC Soft-Connect Transient Response when Transitioning from Hi-Z State to ON State




DAC Soft-Connect Transient Response when Transitioning from ON State to Hi-Z State




CODE: 'h1FF

TYPICAL PERFORMANCE CHARACTERISTICS












Supply Current vs Supply Voltage




Supply Current vs Temperature




 $V_{OUT_EN[3:0]}$ and V_{IN_EN} Output High Voltage vs Current




 $v_{\text{OUT_EN[3:0]}}$ and $v_{\text{IN_EN}}$ Output v_{OL} vs Current



V_{OUT_EN[7:4]} V_{OL} vs Current



V_{OUT_EN[7:0]} Output Voltage vs



PIN FUNCTIONS


PIN NAME	PIN NUMBER	PIN TYPE	DESCRIPTION
V _{SENSEM6}	1*	In	DC/DC Converter Differential (–) Output Voltage-6 Sensing Pin
V _{SENSEP7}	2*	In	DC/DC Converter Differential (+) Output Voltage or Current-7 Sensing Pin
V _{SENSEM7}	3*	In	DC/DC Converter Differential (-) Output Voltage or Current-7 Sensing Pin
V _{OUT_ENO}	4	Out	DC/DC Converter Enable-0 Pin. Output High Voltage Optionally Pulled Up to 12V by 5µA
V _{OUT_EN1}	5	Out	DC/DC Converter Enable-1 Pin. Output High Voltage Optionally Pulled Up to 12V by 5µA
V _{OUT_EN2}	6	Out	DC/DC Converter Enable-2 Pin. Output High Voltage Optionally Pulled Up to 12V by 5µA
V _{OUT_EN3}	7	Out	DC/DC Converter Enable-3 Pin. Output High Voltage Optionally Pulled Up to 12V by 5µA
V _{OUT_EN4}	8	Out	DC/DC Converter Enable-4 Pin. Open-Drain Pull-Down Output.
V _{OUT_EN5}	9	Out	DC/DC Converter Enable-5 Pin. Open-Drain Pull-Down Output.
V _{OUT_EN6}	10	Out	DC/DC Converter Enable-6 Pin. Open-Drain Pull-Down Output.
V _{OUT EN7}	11	Out	DC/DC Converter Enable-7 Pin. Open-Drain Pull-Down Output.
V _{IN_EN}	12	Out	DC/DC Converter V _{IN} ENABLE Pin. Output High Voltage Optionally Pulled Up to 12V by 5µA
DNC	13	Do Not Connect	Do Not Connect to This Pin
V _{IN_SNS}	14	In	V _{IN} SENSE Input. This Voltage is Compared Against the V _{IN} On and Off Voltage Thresholds in Order to Determine When to Enable and Disable, Respectively, the Downstream DC/DC Converters.
V _{PWR}	15	In	V_{PWR} Serves as the Unregulated Power Supply Input to the Chip (4.5V to 15V). If a 4.5V to 15V Supply Voltage is Unavailable, Short V_{PWR} to V_{DD33} and Power the Chip Directly from a 3.3V Supply. Bypass to GND with $0.1\mu F$ Capacitor.
V _{DD33}	16	In/Out	If Shorted to V_{PWR} , it Serves as 3.13V to 3.47V Supply Input Pin. Otherwise, it is a 3.3V Internally Regulated Voltage Output (Use $0.1\mu F$ Decoupling Capacitor to GND). If using the internal regulator to provide V_{DD33} , only connect the pull-up resistors and bypass capacitors required to support the LTC2977 in the application.
V_{DD33}	17	In	Input for Internal 2.5V Sub-Regulator. Short This Pin to Pin 16. If using the internal regulator to provide V_{DD33} , only connect the pull-up resistors and bypass capacitors required to support the LTC2977 in the application.
$\overline{V_{DD25}}$	18	In/Out	2.5V Internally Regulated Voltage Output. Bypass to GND with a 0.1µF Capacitor, only connect the pull-up resistors and bypass capacitors required to support the LTC2977 in the application.
WP	19	In	Digital Input. Write-Protect Input Pin, Active High.
PWRGD	20	Out	Power Good Open-Drain Output. Indicates When Outputs are Power Good. Can be Used as System Power-On Reset.
SHARE_CLK	21	In/Out	Bidirectional Clock Sharing Pin. Connect a 5.49k Pull-Up Resistor to V _{DD33} . Connect to all other SHARE_CLK pins in the system.
WDI/RESETB	22	In	Watchdog Timer Interrupt and Chip Reset Input. Connect a 10k Pull-Up Resistor to V _{DD33} . Rising Edge Resets Watchdog Counter. Holding This Pin Low for More Than t _{RESETB} Resets the Chip.
FAULTB00	23	In/Out	Open-Drain Output and Digital Input. Active Low Bidirectional Fault Indicator-00. Connect a 10k Pull-Up Resistor to V_{DD33} .
FAULTB01	24	In/Out	Open-Drain Output and Digital Input. Active Low Bidirectional Fault Indicator-01. Connect a 10k Pull-Up Resistor to V_{DD33} .
FAULTB10	25	In/Out	Open-Drain Output and Digital Input. Active Low Bidirectional Fault Indicator-10. Connect a 10k Pull-Up Resistor to V_{DD33} .
FAULTB11	26	In/Out	Open-Drain Output and Digital Input. Active Low Bidirectional Fault Indicator-11. Connect a 10k Pull-Up Resistor to V_{DD33} .
SDA	27	In/Out	PMBus Bidirectional Serial Data Pin
SCL	28	In	PMBus Serial Clock Input Pin (400kHz Maximum)
ALERTB	29	Out	Open-Drain Output. Generates an Interrupt Request in a Fault/Warning Situation.
CONTROLO	30	In	Control Pin 0 Input
CONTROL1	31	In	Control Pin 1 Input
ASEL0	32	In	Ternary Address Select Pin 0 Input. Connect to V _{DD33} , GND or Float to Encode 1 of 3 Logic States.
ASEL1	33	In	Ternary Address Select Pin 1 Input. Connect to V _{DD33} , GND or Float to Encode 1 of 3 Logic States.
REFP	34	Out	Reference Voltage Output. Needs 0.1µF Decoupling Capacitor to REFM.
REFM	35	Out	Reference Return Pin. Needs 0.1µF Decoupling Capacitor to REFP.

PIN FUNCTIONS

PIN NAME	PIN NUMBER	PIN TYPE	DESCRIPTION
V _{SENSEP0}	36*	In	DC/DC Converter Differential (+) Output Voltage-0 Sensing Pin
V _{SENSEM0}	37*	In	DC/DC Converter Differential (–) Output Voltage-0 Sensing Pin
V _{DACM0}	38	Out	DACO Return. Connect to Channel 0 DC/DC Converter's GND Sense or Return to GND.
V_{DACP0}	39	Out	DACO Output
V _{DACP1}	40	Out	DAC1 Output
V _{DACM1}	41	Out	DAC1 Return. Connect to Channel 1 DC/DC Converter's GND Sense or Return to GND.
V _{SENSEP1}	42*	In	DC/DC Converter Differential (+) Output Voltage or Current-1 Sensing Pins
V _{SENSEM1}	43*	In	DC/DC Converter Differential (–) Output Voltage or Current-1 Sensing Pins
V _{DACP2}	44	Out	DAC2 Output
V _{DACM2}	45	Out	DAC2 Return. Connect to Channel 2 DC/DC Converter's GND Sense or Return to GND.
V _{SENSEP2}	46*	In	DC/DC Converter Differential (+) Output Voltage-2 Sensing Pin
V _{SENSEM2}	47*	In	DC/DC Converter Differential (–) Output Voltage-2 Sensing Pin
V _{SENSEP3}	48*	In	DC/DC Converter Differential (+) Output Voltage or Current-3 Sensing Pins
V _{SENSEM3}	49*	In	DC/DC Converter Differential (–) Output Voltage or Current-3 Sensing Pins
V _{DACP3}	50	Out	DAC3 Output
V _{DACM3}	51	Out	DAC3 Return. Connect to Channel 3 DC/DC Converter's GND Sense or Return to GND.
V _{SENSEP4}	52*	In	DC/DC Converter Differential (+) Output Voltage-4 Sensing Pin
V _{SENSEM4}	53*	In	DC/DC Converter Differential (–) Output Voltage-4 Sensing Pin
V _{DACM4}	54	Out	DAC4 Return. Connect to Channel 4 DC/DC Converter's GND Sense or Return to GND.
V _{DACP4}	55	Out	DAC4 Output
V _{DACP5}	56	Out	DAC5 Output
V _{DACM5}	57	Out	DAC5 Return. Connect to Channel 5 DC/DC Converter's GND Sense or Return to GND.
V _{DACM6}	58	Out	DAC6 Return. Connect to Channel 6 DC/DC Converter's GND Sense or Return to GND.
V _{DACP6}	59	Out	DAC6 Output
V _{DACP7}	60	Out	DAC7 Output
V _{DACM7}	61	Out	DAC7 Return. Connect to Channel 7 DC/DC Converter's GND Sense or Return to GND.
V _{SENSEP5}	62*	In	DC/DC Converter Differential (+) Output Voltage or Current-5 Sensing Pins
V _{SENSEM5}	63*	In	DC/DC Converter Differential (–) Output Voltage or Current-5 Sensing Pins
V _{SENSEP6}	64*	In	DC/DC Converter Differential (+) Output Voltage-6 Sensing Pin
GND	65	Ground	Exposed Pad, Must be Soldered to PCB

^{*}Any unused $V_{SENSEPn}$ or $V_{SENSEMn}$ or V_{DACMn} pins must be tied to GND.

BLOCK DIAGRAM



OPERATION OVERVIEW

The LTC2977 is a PMBus programmable power system controller, monitor, sequencer and voltage supervisor that can perform the following operations:

- Accept PMBus compatible programming commands.
- Provide DC/DC converter input voltage and output voltage/current readback through the PMBus interface.
- Control the output of DC/DC converters that set the output voltage with a trim pin or DC/DC converters that set the output voltage using an external resistor feedback network.
- Sequence the start-up of DC/DC converters via PMBus programming and their control input pins. Time-based sequencing and tracking sequencing are both supported.
- Trim the DC/DC converter output voltage (typically in 0.02% steps), in closed-loop servo operating mode, through PMBus programming.
- Margin the DC/DC converter output voltage to PMBus programmed limits.
- Allow the user to trim or margin the DC/DC converter output voltage in a manual operating mode by providing direct access to the margin DAC.
- Supervise the DC/DC converter output voltage, input voltage, and the LTC2977 die temperature for overvalue/undervalue conditions with respect to PMBus programmed limits and generate appropriate faults and warnings.
- Respond to a fault condition by either continuing operation indefinitely, latching off after a programmable deglitch period, latching off immediately or sequencing off after TOFF_DELAY. A retry mode may be used to automatically recover from a latched-off condition. When enabled, the number of retries (0 to 6 or infinite) is the same for all pages and is programmed in MFR_RETRY_COUNT.
- Optionally stop trimming the DC/DC converter output voltage after reaching the initial margin or nominal target. Optionally allow servo to resume if target drifts outside of V_{OLIT} warning limits.

- Store command register contents to EEPROM with CRC and ECC through PMBus programming.
- Restore EEPROM contents through PMBus programming or when V_{DD33} is applied on power-up.
- Report the DC/DC converter output voltage status through the PMBus interface and the power good output.
- Generate interrupt requests by asserting the ALERTB pin in response to supported PMBus faults and warnings.
- Coordinate system wide fault responses for all DC/DC converters connected to the FAULTBz0 and FAULTBz1 pins.
- Synchronize sequencing delays or shutdown for multiple devices using the SHARE_CLK pin.
- Software and hardware write protect the command registers.
- Disable the input voltage to the supervised DC/DC converters in response to output voltage OV and UV faults.
- Log telemetry and status data to EEPROM in response to a faulted-off condition
- Supervise an external microcontroller's activity for a stalled condition with a programmable watchdog timer and reset it if necessary.
- Prevent a DC/DC converter from re-entering the ON state after a power cycle until a programmable interval (MFR_RESTART_DELAY) has elapsed and its output has decayed below a programmable threshold voltage (MFR_VOUT_DISCHARGE_THRESHOLD).
- Record minimum and maximum observed values of input voltage, output voltages and temperature.
- Access user EEPROM data directly, without altering RAM space (MFR_EE_UNLOCK, MFR_EE_ERASE, and MFR_EE_DATA). Facilitates in-house bulk programming.

EEPROM

The LTC2977 contains internal EEPROM (nonvolatile memory) with error-correcting code (ECC) to store configuration settings and fault log information. EEPROM endurance, retention, and mass write operation time are specified over the operating junction temperature range. See Electrical Characteristics and Absolute Maximum Ratings sections.

Nondestructive operation above $T_J = 105^{\circ}C$ is possible although the Electrical Characteristics are not guaranteed and the EEPROM will be degraded.

Operating the EEPROM above 105°C may result in a degradation of retention characteristics. The fault logging function, which is useful in debugging system problems that may occur at high temperatures, only writes to fault log EEPROM locations. If occasional writes to these registers occur above 105°C, a slight degradation in the data retention characteristics of the fault log may occur.

It is recommended that the EEPROM not be written using STORE_USER_ALL or bulk programming when $T_J > 85^{\circ}C$.

The degradation in EEPROM retention for temperatures >105°C can be approximated by calculating the dimensionless acceleration factor using the following equation.

$$AF = e^{\left[\left(\frac{Ea}{k}\right) \bullet \left(\frac{1}{T_{USE} + 273} - \frac{1}{T_{STRESS} + 273}\right)\right]}$$

where:

AF = acceleration factor

Ea = activation energy = 1.4 eV

 $k = 8.617 \times 10^{-5} \text{ eV/}^{\circ}\text{K}$

T_{LISE} = 105°C specified junction temperature

T_{STRESS} = actual junction temperature °C

Example: Calculate the effect on retention when operating at a junction temperature of 125°C for 10 hours.

 $T_{STRFSS} = 125$ °C

 $T_{LISF} = 105$ °C

AF = 8.65

Equivalent operating time at $105^{\circ}C = 86.5$ hours.

So the overall retention of the EEPROM was degraded by 76.5 hours as a result of operation at a junction temperature of 125°C for 10 hours. Note that the effect of this overstress is negligible when compared to the overall EEPROM retention rating of 175,200 hours at a maximum junction temperature of 105°C.

RESET

Holding the WDI/RESETB pin low for more than t_{RESETB} will cause the LTC2977 to enter the power-on reset state. While in the power-on reset state, the device will not communicate on the I^2C bus. Following the subsequent rising-edge of the WDI/RESETB pin, the LTC2977 will execute its power-on sequence per the user configuration stored in EEPROM. Connect WDI/RESETB to V_{DD33} with a 10k resistor. WDI/RESETB includes an internal 256 μ s deglitch filter so additional filter capacitance on this pin is not recommended.

OTHER OPERATIONS

Clock Sharing

Multiple LTC PMBus devices can synchronize their clocks in an application by connecting together the open-drain SHARE_CLK input/outputs to a pull-up resistor as a wired OR. In this case the fastest clock will take over and synchronize all LTC2977s.

SHARE_CLK can optionally be used to synchronize ON/OFF dependency on V_{IN} across multiple chips by setting the Mfr_config_all_vin_share_enable bit of the MFR_CONFIG_ALL_LTC2977 register. When configured this way the chip will hold SHARE_CLK low when the unit is off for insufficient input voltage and upon detecting that SHARE_CLK is held low the chip will disable all channels after a brief deglitch period. When the SHARE_CLK pin is allowed to rise, the chip will respond by beginning a soft-start sequence. In this case the slowest VIN_ON detection will take over and synchronize other chips to its soft-start sequence.

PMBus SERIAL DIGITAL INTERFACE

The LTC2977 communicates with a host (master) using the standard PMBus serial bus interface. The PMBus Timing Diagram shows the timing relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources are required on these lines.

The LTC2977 is a slave device. The master can communicate with the LTC2977 using the following formats:

- Master transmitter, slave receiver
- Master receiver, slave transmitter

The following SMBus protocols are supported:

- Write Byte, Write Word, Send Byte
- Read Byte, Read Word, Block Read
- Alert Response Address

Figure 1a-12 illustrate the aforementioned SMBus protocols. All transactions support PEC (packet error check) and GCP (group command protocol). The Block Read supports 255 bytes of returned data. For this reason, the PMBus timeout may be extended using the Mfr_config_all_longer_pmbus_timeout setting.

The LTC2977 will not acknowledge any PMBus command other than MFR_COMMON if it is still busy with a STORE_USER_ALL, RESTORE_USER_ALL, MFR_CONFIG_LTC2977 or if fault log data is being written to the EEPROM. Status_word_busy will be set when this happens.

PMBus

PMBus is an industry standard that defines a means of communication with power conversion devices. It is comprised of an industry standard SMBus serial interface and the PMBus command language.

The PMBus two wire interface is an incremental extension of the SMBus. SMBus is built upon I²C with some minor differences in timing, DC parameters and protocol. The SMBus protocols are more robust than simple I²C byte commands because they provide timeouts to prevent bus hangs and optional packet error checking (PEC) to ensure data integrity. In general, a master device that can be configured for I²C communication can be used for PMBus communication with little or no change to hardware or firmware.

For a description of the minor extensions and exceptions PMBus makes to SMBus, refer to PMBus Specification Part 1 Revision 1.1: paragraph 5: Transport. This can be found at:

www.pmbus.org.

For a description of the differences between SMBus and I^2C , refer to system management bus (SMBus) specification version 2.0: Appendix B – Differences Between SMBus and I^2C . This can be found at:

www.smbus.org.

When using an I²C controller to communicate with a PMBus part it is important that the controller be able to write a byte of data without generating a stop. This will allow the controller to properly form the repeated start of the PMBus read command by concatenating a start command byte write with an I²C read.




Figure 1a. PMBus Packet Protocol Diagram Element Key



Figure 1b. Write Byte Protocol




Figure 2. Write Word Protocol




Figure 3. Write Byte Protocol with PEC




Figure 4. Write Word Protocol with PEC




Figure 5. Send Byte Protocol



Figure 6. Send Byte Protocol with PEC



Figure 7. Read Word Protocol




Figure 8. Read Word Protocol with PEC




Figure 9. Read Byte Protocol




Figure 10. Read Byte Protocol with PEC




Figure 11. Block Read




Figure 12. Block Read with PEC

Device Address

The I²C/SMBus address of the LTC2977 equals the base address + N where N is a number from 0 to 8. N can be configured by setting the ASEL0 and ASEL1 pins to V_{DD33}, GND or FLOAT. See Table 1. Using one base address and the nine values of N. nine LTC2977s can be connected together to control 72 outputs. The base address is stored in the MFR_I2C_BASE_ADDRESS register. The base address can be written to any value, but generally should

not be changed unless the desired range of addresses overlap existing addresses. Watch that the address range does not overlap with other I²C/SMBus device or global addresses, including I²C/SMBus multiplexers and bus buffers. This will bring you great happiness.

Table 1. LTC2977 Address Look-Up Table with MFR_I2C_BASE_ADDRESS Set to 7-Bit 0x5C

ADDRE	SS PINS	DESCRIPTION	HEX D Addi	EVICE Ress	BINARY DEVICE ADDRESS BITS								
ASEL1	ASEL0		7-Bit	8-Bit	6	5	4	3	2	1	0	R/W	
Х	Χ	Alert Response	0C	19	0	0	0	1	1	0	0	1	
Χ	Χ	Global	5B	B6	1	0	1	1	0	1	1	0	
L	L	N = 0	5C*	В8	1	0	1	1	1	0	0	0	
L	NC	N = 1	5D	BA	1	0	1	1	1	0	1	0	
L	Н	N = 2	5E	ВС	1	0	1	1	1	1	0	0	
NC	L	N = 3	5F	BE	1	0	1	1	1	1	1	0	
NC	NC	N = 4	60	CO	1	1	0	0	0	0	0	0	
NC	Н	N = 5	61	C2	1	1	0	0	0	0	1	0	
Н	L	N = 6	62	C4	1	1	0	0	0	1	0	0	
Н	NC	N = 7	63	C6	1	1	0	0	0	1	1	0	
Н	Н	N = 8	64	C8	1	1	0	0	1	0	0	0	

H = Tie to V_{DD33}, NC = No Connect = Open or Float, L = Tie to GND, X = Don't Care *MFR_I2C_BASE_ADDRESS = 7bit 0x5C (Factory Default)

The LTC2977 always responds to its global address and the SMBus Alert Response address regardless of the state of its ASEL pins and the MFR_I2C_BASE_ADDRESS register.

Processing Commands

The LTC2977 uses a dedicated processing block to ensure quick response to all of its commands. There are a few exceptions where the part will NACK a subsequent command because it is still processing the previous command. These are summarized in the following tables. MFR_COMMON is a special command that may always be read even when the part is busy. This provides an alternate method for a host to determine if the LTC2977 is busy.

If a part is busy processing a previous command and a new command arrives, a BUSY fault is created. The ALERTB is pulled low and the second command is not processed. To avoid the occurrence of a BUSY fault, the user can add a polling loop to SEND BYTE, WRITE BYTE, and WRITE WORD commands. A polling loop checks whether the device is busy and the master issues a subsequent command only if the device is not busy. The master performs this check by reading bit 6 in the MFR_COMMON command. Bit 6 is low when the LTC2977 is busy. EEPROM commands are in Table 2 below, which includes typical execution delays.

Table 2. EEPROM Related Commands

COMMAND	TYPICAL DELAY*	COMMENT
STORE_USER_ALL	t _{MASS_WRITE}	These commands have large delays and require monitoring of MFR_COMMON bit 6. If
RESTORE_USER_ALL	30ms	MFR_COMMON bit 6 is low, the LTC2977 will not accept new commands (except MFR_
MFR_FAULT_LOG_CLEAR	175ms	COMMON) and will be in a busy state. If another command is issued while the device is busy, the address byte will be ACKed, the command byte will be NACKed, and ALERTB will
MFR_FAULT_LOG_STORE	20ms	be asserted low. MFR_COMMON may always be read without creating a BUSY fault.
Internal Fault Log	20ms	
MFR_FAULT_LOG_RESTORE	2ms	
MFR_EE_ERASE	Consult Factory	
MFR_EE_DATA	Consult Factory	

^{*} The typical delay indicates the typical amount of time needed to complete the internal operation. It is measured from the stop of the first command to the start of the next command.

Writes to RAM locations may also cause BUSY faults. Table 2 shows typical delays for commands that may require time to complete the internal operation.

Table 3. Other Commands

COMMAND	TYPICAL DELAY*	COMMENT
MFR_CONFIG	<50µs	The LTC2975 will not accept new commands (except MFR_COMMON) while it is
TON_RISE	<50µs	processing this command and will be in a busy state. If another command is issued while
VOUT_OV_FAULT_LIMIT	<50µs	the device is busy, the address byte will be ACKed, the command byte will be NACKed, and ALERTB will be asserted low. MFR_COMMON may always be read without creating a
VOUT_UV_FAULT_LIMIT	<50µs	BUSY fault.
MFR_DAC	<50µs	
MFR_CONFIG	<50μs	

^{*} The typical delay indicates the typical amount of time needed to complete the internal operation. It is measured from the stop of the first command to the start of the next command.

Other PMBus Timing Notes

COMMAND	COMMENT
CLEAR_FAULTS	The LTC2977 will accept commands while it is completing this command but the affected status flags will not be cleared for up to 500µs.

Summary Table

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	EEPROM	DEFAULT Value	REF PAGE
PAGE	0x00	Channel or page currently selected for any command that supports paging.	R/W Byte	N	Reg			0x00	28
OPERATION	0x01	Operating mode control. On/Off, Margin High and Margin Low.	R/W Byte	Y	Reg		Υ	0x00	33
ON_OFF_CONFIG	0x02	CONTROL pin & PMBus bus on/off command setting.	R/W Byte	Y	Reg		Υ	0x1E	34
CLEAR_FAULTS	0x03	Clear any fault bits that have been set.	Send Byte	Υ				NA	34
WRITE_PROTECT	0x10	Level of protection provided by the device against accidental changes.	R/W Byte	N	Reg		Y	0x00	28
STORE_USER_ALL	0x15	Store entire operating memory to EEPROM.	Send Byte	N				NA	35
RESTORE_USER_ALL	0x16	Restore entire operating memory from EEPROM.	Send Byte	N				NA	35
CAPABILITY	0x19	Summary of PMBus optional communication protocols supported by this device.	R Byte	N	Reg			0xB0	35
VOUT_MODE	0x20	Output voltage data format and mantissa exponent. (2 ⁻¹³)	R Byte	Y	Reg			0x13	35
VOUT_COMMAND	0x21	Servo Target. Nominal DC/DC converter output voltage setpoint.	R/W Word	Y	L16	٧	Y	1.0 0x2000	36
VOUT_MAX	0x24	Upper limit on the output voltage the unit can command regardless of any other commands.	R/W Word	Υ	L16	V	Y	4.0 0x8000	36
VOUT_MARGIN_HIGH	0x25	Margin high DC/DC converter output voltage setting.	R/W Word	Υ	L16	V	Y	1.05 0x219A	36
VOUT_MARGIN_LOW	0x26	Margin low DC/DC converter output voltage setting.	R/W Word	Y	L16	V	Υ	0.95 0x1E66	36
VIN_ON	0x35	Input voltage (V _{IN_SNS}) above which power conversion can be enabled.	R/W Word	N	L11	V	Υ	10.0 0xD280	36
VIN_OFF	0x36	Input voltage (V _{IN_SNS}) below which power conversion is disabled. All V _{OUT_ENn} pins go off immediately.	R/W Word	N	L11	V	Y	9.0 0xD240	36
VOUT_OV_FAULT_LIMIT	0x40	Output overvoltage fault limit	R/W Word	Y	L16	V	Y	1.1 0x2333	36
VOUT_OV_FAULT_ RESPONSE	0x41	Action to be taken by the device when an output overvoltage fault is detected.	R/W Byte	Y	Reg		Υ	0x80	38
VOUT_OV_WARN_LIMIT	0x42	Output overvoltage warning limit .	R/W Word	Υ	L16	V	Y	1.075 0x2266	36
VOUT_UV_WARN_LIMIT	0x43	Output undervoltage warning limit	R/W Word	Y	L16	V	Y	0.925 0x1D9A	36
VOUT_UV_FAULT_LIMIT	0x44	Output undervoltage fault limit. Limit used to determine if TON_MAX_FAULT has been met and the unit is on.	R/W Word	Y	L16	V	Y	0.9 0x1CCD	36
VOUT_UV_FAULT_ RESPONSE	0x45	Action to be taken by the device when an output undervoltage fault is detected.	R/W Byte	Y	Reg		Y	0x7F	38
OT_FAULT_LIMIT	0x4F	Overtemperature fault limit.	R/W Word	N	L11	°C	Y	105.0 0xEB48	37
OT_FAULT_RESPONSE	0x50	Action to be taken by the device when an overtemperature fault is detected.	R/W Byte	N	Reg		Y	0xB8	39

Rev. I

Summary Table

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	EEPROM	DEFAULT Value	REF PAGE
OT_WARN_LIMIT	0x51	Overtemperature warning limit.	R/W Word	N	L11	°C	Y	70.0 0xEA30	37
UT_WARN_LIMIT	0x52	Undertemperature warning limit.	R/W Word	N	L11	°C	Y	0 0x8000	37
UT_FAULT_LIMIT	0x53	Undertemperature fault limit.	R/W Word	N	L11	°C	Y	-40.0 0xE580	37
UT_FAULT_RESPONSE	0x54	Action to be taken by the device when an undertemperature fault is detected.	R/W Byte	N	Reg		Y	0xB8	39
VIN_OV_FAULT_LIMIT	0x55	Input overvoltage fault limit measured at V _{IN_SNS} pin	R/W Word	N	L11	V	Υ	15.0 0xD3C0	36
VIN_OV_FAULT_RESPONSE	0x56	Action to be taken by the device when an input overvoltage fault is detected.	R/W Byte	N	Reg		Y	0x80	39
VIN_OV_WARN_LIMIT	0x57	Input overvoltage warning limit measured at V _{IN_SNS} pin	R/W Word	N	L11	V	Y	14.0 0xD380	36
VIN_UV_WARN_LIMIT	0x58	Input undervoltage warning limit measured at V _{IN_SNS} pin.	R/W Word	N	L11	V	Y	0 0x8000	36
VIN_UV_FAULT_LIMIT	0x59	Input undervoltage fault limit measured at V _{IN_SNS} pin	R/W Word	N	L11	V	Y	0 0x8000	36
VIN_UV_FAULT_RESPONSE	0x5A	Action to be taken by the device when an input undervoltage fault is detected.	R/W Byte	N	Reg		Υ	0x00	39
POWER_GOOD_ON	0x5E	Output voltage at or above which a power good should be asserted.	R/W Word	Y	L16	V	Y	0.96 0x1EB8	36
POWER_GOOD_OFF	0x5F	Output voltage at or below which a power good should be deasserted.	R/W Word	Y	L16	V	Y	0.94 0x1E14	36
TON_DELAY	0x60	Time from CONTROL pin and/or OPERATION command = ON to V _{OUT_ENn} pin = ON.	R/W Word	Y	L11	ms	Y	1.0 0xBA00	37
TON_RISE	0x61	Time from when the V _{OUT_ENn} pin goes high until the LTC2977 optionally soft-connects its DAC and begins to servo the output voltage to the desired value.	R/W Word	Y	L11	ms	Y	10.0 0xD280	37
TON_MAX_FAULT_LIMIT	0x62	Maximum time from V _{OUT_ENn} = ON assertion that an UV condition will be tolerated before a TON_MAX_FAULT condition results.	R/W Word	Y	L11	ms	Y	15.0 0xD3C0	37
TON_MAX_FAULT_ RESPONSE	0x63	Action to be taken by the device when a TON_MAX_FAULT event is detected.	R/W Byte	Y	Reg		Y	0xB8	40
TOFF_DELAY	0x64	Time from CONTROL pin and/or OPERATION command = OFF to V _{OUT_ENn} pin = OFF.	R/W Word	Υ	L11	ms	Y	1.0 0xBA00	37
STATUS_BYTE	0x78	One byte summary of the unit's fault condition.	R Byte	Y	Reg			NA	41
STATUS_WORD	0x79	Two byte summary of the unit's fault condition.	R Word	Υ	Reg			NA	41
STATUS_VOUT	0x7A	Output voltage fault and warning status.	R Byte	Υ	Reg			NA	42
 STATUS_INPUT	0x7C	Input voltage fault and warning status measured at VIN_SNS pin.	R Byte	N	Reg			NA	42
STATUS_TEMPERATURE	0x7D	Temperature fault and warning status for READ_TEMPERATURE_1.	R Byte	N	Reg			NA	42

Summary Table

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	EEPROM	DEFAULT Value	REF PAGE
STATUS_CML	0x7E	Communication and memory fault and warning status.	R Byte	N	Reg			NA	43
STATUS_MFR_SPECIFIC	0x80	Manufacturer specific fault and state information.	R Byte	Υ	Reg			NA	43
READ_VIN	0x88	Input voltage measured at VIN_SNS pin.	R Word	N	L11	V		NA	44
READ_VOUT	0x8B	DC/DC converter output voltage.	R Word	Υ	L16	V		NA	44
READ_TEMPERATURE_1	0x8D	Internal junction temperature.	R Word	N	L11	°C		NA	44
PMBUS_REVISION	0x98	PMBus revision supported by this device. Current revision is 1.1.	R Byte	N	Reg			0x11	44
USER_DATA_00	0xB0	Manufacturer reserved for LTpowerPlay™.	R/W Word	N	Reg		Υ	NA	60
USER_DATA_01	0xB1	Manufacturer reserved for LTpowerPlay.	R/W Word	Υ	Reg		Υ	NA	60
USER_DATA_02	0xB2	OEM reserved.	R/W Word	N	Reg		Υ	NA	60
USER_DATA_03	0xB3	Scratchpad location.	R/W Word	Υ	Reg		Υ	0x00	60
USER_DATA_04	0xB4	Scratchpad location.	R/W Word	N	Reg		Υ	0x00	60
MFR_LTC_RESERVED_1	0xB5	Manufacturer reserved.	R/W Word	Υ	Reg		Υ	NA	60
MFR_INFO	0xB6	Manufacturer specific information.	R Word	N	Reg			NA	58
MFR_STATUS_2	0xB7	Additional manufacturer specific fault and state information.	R Word	Υ	Reg			NA	61
MFR_LTC_RESERVED_2	0xBC	Manufacturer reserved.	R/W Word	Υ	Reg			NA	60
MFR_EE_UNLOCK	0xBD	Unlock user EEPROM for access by MFR_EE_ERASE and MFR_EE_DATA commands.	R/W Byte	N	Reg			NA	64
MFR_EE_ERASE	0xBE	Initialize user EEPROM for bulk programming by MFR_EE_DATA.	R/W Byte	N	Reg			NA	64
MFR_EE_DATA	0xBF	Data transferred to and from EEPROM using sequential PMBus word reads or writes. Supports bulk programming.	R/W Word	N	Reg			NA	64
MFR_COMMAND_PLUS	0xC0	Alternate access to block read and other data: commands for all hosts.	R/W Word	N	Reg			NA	30
MFR_DATA_PLUS0	0xC1	Alternate access to block read and other data: data for alternate host 0.	R/W Word	N	Reg			NA	30
MFR_DATA_PLUS1	0xC2	Alternate access to block read an other data: data for alternate host 1.	R/W Word	N	Reg			NA	30
MFR_TELEMETRY	0xCF	Telemetry data for all output channels.	R Block	N	Reg			NA	62
MFR_CONFIG_LTC2977	0xD0	Configuration bits that are channel specific.	R/W Word	Υ	Reg		Y	0x0080	45
MFR_CONFIG_ALL_ LTC2977	0xD1	Configuration bits that are common to all pages.	R/W Word	N	Reg		Υ	0x1C7B	49
MFR_FAULTBz0_ PROPAGATE	0xD2	Configuration that determines if a channel's faulted off state is propagated to the FAULTB00 and FAULTB10 pins.	R/W Byte	Υ	Reg		Y	0x00	50
MFR_FAULTBz1_ PROPAGATE	0xD3	Manufacturer configuration that Configuration that determines if a channel's faulted off state is propagated to the FAULTB01 and FAULTB11 pins.	R/W Byte	Y	Reg		Y	0x00	50
MFR_PWRGD_EN	0xD4	Configuration for mapping PWRGD and WDI/RESETB status to the PWRGD pin.	R/W Word	N	Reg		Y	0x0000	51

Summary Table

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	EEPROM	DEFAULT Value	REF PAGE
MFR_FAULTB00_ RESPONSE	0xD5	Action to be taken by the device when the FAULTB00 pin is asserted low.	R/W Byte	N	Reg		Y	0x00	52
MFR_FAULTB01_ RESPONSE	0xD6	Action to be taken by the device when the FAULTB01 pin is asserted low.	R/W Byte	N	Reg		Y	0x00	52
MFR_FAULTB10_ RESPONSE	0xD7	Action to be taken by the device when the FAULTB10 pin is asserted low.	R/W Byte	N	Reg		Υ	0x00	52
MFR_FAULTB11_ RESPONSE	0xD8	Action to be taken by the device when the FAULTB11 pin is asserted low.	R/W Byte	N	Reg		Y	0x00	52
MFR_VINEN_OV_FAULT_ RESPONSE	0xD9	Action to be taken by the V _{IN_EN} pin in response to a VOUT_OV_FAULT	R/W Byte	N	Reg		Y	0x00	53
MFR_VINEN_UV_FAULT_ RESPONSE	0xDA	Action to be taken by the V _{IN_EN} pin in response to a VOUT_UV_FAULT	R/W Byte	N	Reg		Y	0x00	54
MFR_RETRY_DELAY	0xDB	Retry interval during FAULT retry mode.	R/W Word	N	L11	ms	Y	200.0 0xF320	55
MFR_RESTART_DELAY	0xDC	Delay from actual CONTROL active edge to virtual CONTROL active edge.	R/W Word	N	L11	ms	Y	400.0 0xFB20	55
MFR_VOUT_PEAK	0xDD	Maximum measured value of READ_VOUT.	R Word	Υ	L16	V		NA	56
MFR_VIN_PEAK	0xDE	Maximum measured value of READ_VIN.	R Word	N	L11	V		NA	56
MFR_TEMPERATURE_PEAK	0xDF	Maximum measured value of READ_TEMPERATURE_1.	R Word	N	L11	°C		NA	56
MFR_DAC	0xE0	The code of the 10-bit DAC.	R/W Word	Υ	Reg			NA	56
MFR_POWERGOOD_ ASSERTION_DELAY	0xE1	Power good output assertion delay.	R/W Word	N	L11	ms	Y	100.0 0xEB20	57
MFR_WATCHDOG_T_FIRST	0xE2	First watchdog timer interval.	R/W Word	N	L11	ms	Y	0 0x8000	63
MFR_WATCHDOG_T	0xE3	Watchdog timer interval.	R/W Word	N	L11	ms	Y	0 0x8000	63
MFR_PAGE_FF_MASK	0xE4	Configuration defining which channels respond to global page commands (PAGE=0xFF).	R/W Byte	N	Reg		Y	0xFF	29
MFR_PADS	0xE5	Current state of selected digital I/O pads.	R Word	N	Reg			NA	57
MFR_I2C_BASE_ADDRESS	0xE6	Base value of the I ² C/SMBus address byte.	R/W Byte	N	Reg		Y	0x5C	30
MFR_SPECIAL_ID	0xE7	Manufacturer code for identifying the LTC2977	R Word	N	Reg		Y	0x0131	58
MFR_SPECIAL_LOT	0xE8	Customer dependent codes that identify the factory programmed user configuration stored in EEPROM. Contact factory for default value.	R Byte	Y	Reg		Y	NA	58
MFR_VOUT_DISCHARGE_ THRESHOLD	0xE9	Coefficient used to multiply VOUT_COMMAND in order to determine V _{OUT} off threshold voltage.	R/W Word	Y	L11		Y	2.0 0xC200	59
MFR_FAULT_LOG_STORE	0xEA	Command a transfer of the fault log from RAM to EEPROM. This causes the part to behave as if a channel has faulted off.	Send Byte	N				NA	65

Summary Table

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	EEPROM	DEFAULT Value	REF PAGE
MFR_FAULT_LOG_ RESTORE	0xEB	Command a transfer of the fault log previously stored in EEPROM back to RAM.	Send Byte	N				NA	65
MFR_FAULT_LOG_CLEAR	0xEC	Initialize the EEPROM block reserved for fault logging and clear any previous fault logging locks.	Send Byte	N				NA	66
MFR_FAULT_LOG_STATUS	0xED	Fault logging status.	R Byte	N	Reg		Υ	NA	66
MFR_FAULT_LOG	0xEE	Fault log data bytes. This sequentially retrieved data is used to assemble a complete fault log. 256 Bytes: 0xFF followed by 255 bytes of fault log data.	R Block	N	Reg		Υ	NA	67
MFR_COMMON	0xEF	Manufacturer status bits that are common across multiple LTC chips.	R Byte	N	Reg			NA	59
MFR_RETRY_COUNT	0xF7	Retry count for all faulted off conditions that enable retry.	R/W Byte	N	Reg		Υ	0x07	55
MFR_VOUT_MIN	0xFB	Minimum measured value of READ_VOUT.	R Word	Υ	L16	V		NA	60
MFR_VIN_MIN	0xFC	Minimum measured value of READ_VIN.	R Word	N	L11	٧		NA	60
MFR_TEMPERATURE_MIN	0xFD	Minimum measured value of READ_TEMPERATURE_1.	R Word	N	L11	°C		NA	61

Data Formats

Data I UIII	เนเง	
L11	Linear_5s_11s	PMBus data field b[15:0] Value = Y • 2^N where N = b[15:11] is a 5-bit two's complement integer and Y = b[10:0] is an 11-bit two's complement integer Example: READ_VIN = $10V$ For b[15:0] = $0xD280 = 1101_0010_1000_0000b$ Value = $640 • 2^{-6} = 10$ See PMBus Spec Part II: Paragraph 7.1
L16	Linear_16u	PMBus data field b[15:0] Value = Y • 2^N where Y = b[15:0] is an unsigned integer and N = Vout_mode_parameter is a 5-bit two's complement exponent that is hardwired to -13 decimal. Example: VOUT_COMMAND = 4.75V For b[15:0] = 0x9800 = 1001_1000_0000_0000b Value = 38912 • 2^{-13} = 4.75 See PMBus Spec Part II: Paragraph 8.3.1
Reg	Register	PMBus data field b[15:0] or b[7:0]. Bit field meaning is defined in detailed PMBus Command Register Description.

ADDRESSING AND WRITE PROTECT

PAGE

The LTC2977 has eight pages that correspond to the eight DC/DC converter channels that can be managed. Each DC/DC converter channel can be uniquely programmed by first setting the appropriate page.

Setting PAGE = 0xFF allows a simultaneous write to all pages for PMBus commands that support global page programming. The only commands that support PAGE = 0xFF are CLEAR_FAULTS, OPERATION and ON_OFF_CONFIG. See MFR_PAGE_FF_MASK for additional options. Reading any paged PMBus register with PAGE = 0xFF returns unpredictable data and will trigger a CML fault. Writes to commands that do not support PAGE = 0xFF with PAGE = 0xFF will be ignored and generate a CML fault.

PAGE Data Contents

BIT(S)	SYMBOL	PURPOSE
b[7:0]	Page	Page operation.
		0x00: All PMBus commands address channel/page 0.
		0x01: All PMBus commands address channel/page 1.
		•
		•
		0x07: All PMBus commands address channel/page 7.
		0xXX: All nonspecified values reserved.
		0xFF: A single PMBus write/send to commands that support this mode will simultaneously address all channels/pages with MFR_PAGE_FF_MASK enabled.

WRITE PROTECT

The WRITE_PROTECT command provides protection against accidental programming of the LTC2977 command registers. All supported commands may have their parameters read, regardless of the WRITE_PROTECT setting, and the EEPROM contents can also be read regardless of the WRITE_PROTECT settings.

There are two levels of write protection:

- Level 1: Nothing can be changed except the level of write protection itself. Values can be read from all pages. This setting can be stored to EEPROM.
- Level 2: Nothing can be changed except for the level of protection, channel on/off state and clearing of faults. Values can be read from all pages. This setting can be stored to EEPROM.

WRITE PROTECT Data Contents

BITS(S)	SYMBOL	OPERATION
b[7:0]	Write_protect[7:0]	1000_0000b: Level 1 Protection - Disable all writes except to the WRITE_PROTECT, PAGE, MFR_EE_UNLOCK, and STORE_USER_ALL commands.
		0100_0000b: Level 2 Protection – Disable all writes except to the WRITE_PROTECT, PAGE, MFR_EE_UNLOCK, STORE_USER_ALL, OPERATION, MFR_COMMAND_PLUS, MFR_PAGE_FF_MASK and CLEAR_FAULTS commands.
		0000_0000b: Enable writes to all commands.
		xxxx_xxxxb: All other values reserved.

WRITE PROTECT Pin

The WP pin allows the user to write-protect the LTC2977's configuration registers. The WP pin is active high, and when asserted it provides Level 2 protection: all writes are disabled except to the WRITE_PROTECT, PAGE, MFR_EE_UNLOCK, STORE_USER_ALL, OPERATION, MFR_COMMAND_PLUS, MFR_PAGE_FF_MASK and CLEAR_FAULTS commands. The most restrictive setting between the WP pin and WRITE_PROTECT command will override.

WP PIN State	WRITE_PROTECT COMMAND VALUE	WRITE PROTECT LEVEL
	0x00	No write protection
Low	0x40	Level 2
	0x80	Level 1
	0x00	Level 2
High	0x40	Level 2
	0x80	Level 1

MFR_PAGE_FF_MASK

The MFR_PAGE_FF_MASK command is used to select which channels respond when the global page command (PAGE=0xFF) is in use.

MFR PAGE FF MASK Data Contents

BIT(S)	SYMBOL	OPERATION	
b[7]	Mfr_page_ff_mask_chan7	Channel 7 masking of global page command (PAGE=0xFF) accesses	
		0 = ignore global page command accesses	
		1 = fully respond to global page command accesses	
b[6]	Mfr_page_ff_mask_chan6	Channel 6 masking of global page command (PAGE=0xFF) accesses	
		0 = ignore global page command accesses	
		1 = fully respond to global page command accesses	
b[5]	Mfr_page_ff_mask_chan5	Channel 5 masking of global page command (PAGE=0xFF) accesses	
		0 = ignore global page command accesses	
		1 = fully respond to global page command accesses	
b[4]	Mfr_page_ff_mask_chan4	Channel 4 masking of global page command (PAGE=0xFF) accesses	
		0 = ignore global page command accesses	
		1 = fully respond to global page command accesses	
b[3]	Mfr_page_ff_mask_chan3	Channel 3 masking of global page command (PAGE=0xFF) accesses	
		0 = ignore global page command accesses	
		1 = fully respond to global page command accesses	
b[2]	Mfr_page_ff_mask_chan2	Channel 2 masking of global page command (PAGE=0xFF) accesses	
		0 = ignore global page command accesses	
		1 = fully respond to global page command accesses	
b[1]	Mfr_page_ff_mask_chan1	Channel 1 masking of global page command (PAGE=0xFF) accesses	_
		0 = ignore global page command accesses	
		1 = fully respond to global page command accesses	
b[0]	Mfr_page_ff_mask_chan0	Channel 0 masking of global page command (PAGE=0xFF) accesses	
		0 = ignore global page command accesses	
		1 = fully respond to global page command accesses	
			Dov. E

MFR 12C BASE ADDRESS

The MFR_I2C_BASE_ADDRESS command determines the base value for the I 2 C/SMBus address byte. Offsets of 0 to 8 are added to this base address to make the device I 2 C/SMBus address. The part responds to the device address. For example, with the factory default MFR_I2C_BASE_ADDRESS of 0x5C, with both ASEL1 and ASEL0 High (Offset N=8), the device address would be 0x5C + 8 = 0x64.

MFR 12C BASE ADDRESS Data Contents

BIT(S)	SYMBOL	OPERATION
b[7]	Reserved	Read only, always returns 0.
b[6:0]	i2c_base_address	This 7-bit value determines the base value of the 7-bit I ² C/SMBus address. See Operation Section: Device Address.

MFR_COMMAND_PLUS, MFR_DATA_PLUSO, MFR_DATA_PLUS1, MFR_STATUS_PLUS0, and MFR_STATUS_PLUS1

Similar to the PAGE register, these registers allow the user to indirectly address memory. These registers are useful to advanced users for reading or writing memory as described below.

Command Plus operations use a sequence of word commands to support the following:

- An alternate method for reading block data using sequential standard word reads.
- A peek operation that allows up to two additional hosts to read an internal register using PMBus word protocol where each host has a unique page.
- A poke operation that allows up to two additional hosts to write an internal register using PMBus word protocol where each host has a unique page.
- Peek, Poke and Command Plus block reads do not interfere with normal PMBus accesses or page values set by PAGE. This enables multi master support for up to 3 hosts.

MFR COMMAND PLUS Data Contents

BIT(S)	SYMBOL	OPERATION
b[15]	Mfr_command_plus_ reserved	Reserved. Always returns 0.
b[14]	Mfr_command_plus_id	Command Plus host ID
		0: Mfr_command_plus pointer and page are cached and used for all Mfr_data_plus0 accesses.
		1: Mfr_command_plus pointer and page are cached and used for all Mfr_data_plus1 accesses.
b[13:9]	Mfr_command_plus_page	Page to be used when peeking or poking via Mfr_data_plus0 or Mfr_data_plus1. Allowed values are 0 through 7. This page value is cached separately for Mfr_data_plus0 and Mfr_data_plus1 based on the value of Mfr_command_plus_id when this register is written.
b[8:0]	Mfr_command_plus_pointer	Internal memory location accessed by Mfr_data_plus0 or Mfr_data_plus1. Mfr_data_plus0 and Mfr_data_plus1 pointers are cached separately. Legal values are listed in the Cmd Code column of the PMBus Command Summary table. All other values are reserved, except for the special poke enable/disable values listed in Enabling and Disabling Poke Operations on page 32, and the command values listed below for Mfr_status_plus0 and Mfr_status_plus1.

MFR_DATA_PLUSO and MFR_DATA_PLUS1 Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Mfr_data_plus0 Mfr_data_plus1	A read from this register returns data referenced by the last matching Mfr_command_plus write. More specifically, writes to Mfr_command_plus by host 0 update Mfr_data_plus0, and writes to Mfr_command_plus by host1 update Mfr_data_plus1. Multiple sequential reads while pointer=MFR_FAULT_LOG return the complete contents of the block read buffer. Block reads beyond the end of the buffer return zeros.
		A write to this register will transfer the data to the location referenced by the last matching Mfr_command_plus_pointer when the Poke operation protocol described in Poke Operation Using Mfr_data_plus0 on page 32 is followed.

MFR_STATUS_PLUSO and MFR_STATUS_PLUS1 Data Contents

BIT(S)	SYMBOL	OPERATION
b[7:2]	Reserved	
b[1]	Mfr_status_plus_poke_ failed0 Mfr_status_plus_poke_ failed1	Status of most recent poke for matching host. 0: Last poke operation did not fail. 1: Last poke operation failed because pokes were not enabled, as described in Enabling and Disabling Poke Operations below, or an illegal Mfr_command_plus_page value was used.
b[0]	Mfr_status_plus_block_ peek_failed0 Mfr_status_plus_block_ peek_failed1	Status of most recent block peek for matching host. 0: Last block peek was not aborted. 1: Last block peek was aborted due to an intervening fault log EEPROM write, MFR_FAULT_LOG_STORE command, or standard PMBus block read of MFR_FAULT_LOG. The intervening operation is always completed cleanly.

MFR_STATUS_PLUS0 is at command location 0x2C, and MFR_STATUS_PLUS1 is at command location 0x2D. These correspond to reserved PMBus command locations. These two status registers can only be read via Command Plus peeks.

Reading Fault Log Using Command Plus and Mfr_data_plus0

Write Mfr_command_plus_pointer=0xEE with Mfr_command_plus_page=0 and Mfr_command_plus_id=0.

Read data from Mfr_data_plus0; each read returns the next data word of the MFR_FAULT_LOG command:

- The first word read is Byte_count[15:0]=0x00FF.
- The next set of words read is the Preamble with 2 bytes packed into a word. Refer to Fault Log section for details.
- The next set of words read is the Cyclical Loop Data with 2 bytes per word. Refer to Fault Log section for details.
- Extra reads return zero.
- Interleaved PMBus word and byte commands do not interfere with an ongoing Command Plus block read.
- Interleaved PMBus block reads of MFR_FAULT_LOG will interrupt this command.

Check status to be sure the data just read was all valid:

- Write Mfr_command_plus_pointer=0x2C with Mfr_command_plus_page=0 and Mfr_command_plus_id=0.
- Read data from Mfr_data_plus0 and confirm that Mfr_status_plus_block_peek_failed0 = 0.

Peek Operation using Mfr_data_plus0

Internal words and bytes may be read using Command Plus:

Write Mfr_command_plus_pointer=CMD_CODE with Mfr_command_plus_page=page and Mfr_command_plus_id=0.

The CMD_CODE's are listed in the PMBus Command Summary table.

Read data from Mfr_data_plus0. Data is always read using a word read. Byte data is returned with the upper byte set to 0.

Enabling and Disabling Poke Operations

Poke operations to Mfr_data_plus0 are enabled by writing Mfr_command_plus = 0x0BF6.

Poke operations to Mfr_data_plus0 are disabled by writing Mfr_command_plus = 0x01F6.

Poke operations to Mfr_data_plus1 are enabled by writing Mfr_command_plus = 0x4BF6.

Poke operations to Mfr_data_plus1 are disabled by writing Mfr_command_plus = 0x41F6.

Poke Operation Using Mfr_data_plus0

Internal words and bytes may be written using Command Plus:

Enable poke access for Mfr data plus0. This need only be done once after a power-up or WDI reset.

Write Mfr command plus pointer=CMD CODE with Mfr command plus page=page and Mfr command plus id=0.

The CMD_CODE's are listed in the PMBus Command Summary table.

Write the new data value to Mfr_data_plus0

Optionally check status to be sure data was written as desired:

- Write Mfr_command_plus_pointer=0x2C with Mfr_command_plus_page=0 and Mfr_command_plus_id=0.
- Read data from Mfr data plus0 and confirm that Mfr status plus poke failed0 = 0.

Command Plus Operations Using Mfr_data_plus1

All the previous operations may be accessed via Mfr_data_plus1 by substituting Mfr_command_plus_id value with a 1. Poke operations must be enabled for Mfr_data_plus1.

OPERATION, MODE AND EEPROM COMMANDS

OPERATION

The OPERATION command is used to turn the unit on and off in conjunction with the CONTROLn pin and ON_OFF_CONFIG. This command register responds to the global page command (PAGE=0xFF). The contents and functions of the data byte are shown in the following tables. A minimum t_{OFF_MIN} wait time must be observed between OPERATION commands used to turn the unit off and then back on.

OPERATION Data Contents (On_off_config_use_pmbus=1)

SYMBOL	Action	Operation_control[1:0]	Operation_margin[1:0]	Operation_fault[1:0]	Reserved (read only)
BITS		b[7:6]	b[5:4]	b[3:2]	b[1:0]
	Turn off immediately	00	XX	XX	00
	Turn on	10	00	XX	00
	Margin Low (Ignore Faults and Warnings)	10	01	01	00
	Margin Low	10	01	10	00
	Margin High (Ignore Faults and Warnings	10	10	01	00
	Margin High	10	10	10	00
FUNCTION	Sequence off and margin to nominal	01	00	XX	00
	Sequence off and Margin Low (Ignore Faults and Warnings)	01	01	01	00
	Sequence off and Margin Low	01	01	10	00
	Sequence off and Margin High (Ignore Faults and Warnings)	01	10	01	00
	Sequence off and Margin High	01	10	10	00
	Reserved		All remaining	combinations	

OPERATION Data Contents (On off config use pmbus=0)

SYMBOL	Action	Operation_control[1:0]	Operation_margin[1:0]	Operation_fault[1:0]	Reserved (read only)
BITS		b[7:6]	b[5:4]	b[3:2]	b[1:0]
	Output at Nominal	00, 01 or 10	00	XX	00
	Margin Low (Ignore faults and Warnings)	00, 01 or 10	01	01	00
FUNCTION	Margin Low	00, 01 or 10	01	10	00
FUNCTION	Margin High (Ignore Faults and Warnings	00, 01 or 10	10	01	00
	Margin High	00, 01 or 10	10	10	00
	Reserved		All remaining	combinations	

ON_OFF_CONFIG

The ON_OFF_CONFIG command configures the combination of CONTROLn pin input and PMBus bus commands needed to turn the LTC2977 on/off, including the power-on behavior, as shown in the following table. This command register responds to the global page command (PAGE=0xFF). After the part has initialized, an additional comparator monitors VIN_SNS. The VIN_ON threshold must be exceeded before the output power sequencing can begin. After V_{IN} is initially applied, the part will typically require t_{INIT} time to initialize and begin the TON_DELAY timer. The readback of voltages and currents may require an additional wait for t_{UPDATE_ADC} . A minimum t_{OFF_MIN} wait time must be observed for any CONTROL pin toggle used to turn the unit off and then back on.

ON_OFF_CONFIG Data Contents

BITS(S)	SYMBOL	OPERATION
b[7:5]	Reserved	Don't care. Always returns 0.
b[4]	On_off_config_controlled_on	Controls default autonomous power-up operation.
		0: Unit powers up regardless of the CONTROL n pin or OPERATION value. Unit always powers up with sequencing. To turn unit on without sequencing, set TON_DELAY = 0.
		1: Unit does not power up unless commanded by the CONTROL n pin and/or the OPERATION command on the serial bus. If On_off_config[3:2] = 00, the unit never powers up.
b[3]	On_off_config_use_pmbus	Controls how the unit responds to commands received via the serial bus.
		0: Unit ignores the Operation_control[1:0] bits.
		1: Unit responds to Operation_control[1:0]. Depending on On_off_config_use_control, the unit may also require the $CONTROL n$ pin to be asserted for the unit to start.
b[2]	On_off_config_use_control	Controls how unit responds to the CONTROL <i>n</i> pin.
		0: Unit ignores the CONTROL <i>n</i> pin.
		1: Unit requires the CONTROL <i>n</i> pin to be asserted to start the unit. Depending on On_off_config_use_ pmbus the OPERATION command may also be required to instruct the device to start.
b[1]	Reserved	Not supported. Always returns 1.
b[0]	On_off_config_control_fast_off	CONTROL n pin turn off action when commanding the unit to turn off
		0: Use the programmed TOFF_DELAY.
		1: Turn off the output and stop transferring energy as quickly as possible, i.e. pull V_{OUT_ENn} low immediately. The device does not sink current in order to decrease the output voltage fall time.

CLEAR_FAULTS

The CLEAR_FAULTS command is used to clear any status bits that have been set. This command clears all fault and warning bits in all unpaged status registers, and the paged status registers selected by the current PAGE setting. At the same time, the device negates (clears, releases) its contribution to ALERTB.

The CLEAR_FAULTS command does not cause a unit that has latched off for a fault condition to restart. See Clearing Latched Faults for more information.

If the fault condition is present after the fault status is cleared, the fault status bit shall be set again and the host notified by the usual means.

Note: This command responds to the global page command (PAGE=0xFF).

STORE USER ALL and RESTORE USER ALL

STORE_USER_ALL, RESTORE_USER_ALL commands provide access to User EEPROM space. Once a command is stored in User EEPROM, it will be restored with an explicit restore command or when the part emerges from power-on reset after power is applied. While either of these commands is being processed, the device will indicate it is busy, see Response When Part Is Busy on page 67.

STORE_USER_ALL. Issuing this command will store all operating memory commands with a corresponding EEPROM memory location.

RESTORE_USER_ALL. Issuing this command will restore all commands from EEPROM Memory. It is recommended that this command not be executed while a unit is enabled since all monitoring is suspended while the EEPROM is transferred to operating memory, and intermediate values from EEPROM may not be compatible with the values initially stored in operating memory.

CAPABILITY

The CAPABILITY command provides a way for a host system to determine some key capabilities of the LTC2977. This one byte command is read only.

CAPABILITY Data Contents

BITS(S)	SYMBOL	OPERATION	
b[7]	Capability_pec	d coded to 1 indicating Packet Error Checking is supported. Reading the Mfr_config_all_pec_en bit will indicate ther PEC is currently required.	
b[6:5]	Capability_scl_max	rd coded to 01b indicating the maximum supported bus speed is 400kHz.	
b[4]	Capability_smb_alert	Hard coded to 1 indicating this device does have an ALERTB pin and does support the SMBus Alert Response Protocol.	
b[3:0]	Reserved	Always returns 0.	

VOUT MODE

This command is read only and specifies the mode and exponent for all commands with an L16 data format. See Data Formats table.

VOUT_MODE Data Contents

BIT(S)	SYMBOL	OPERATION	
b[7:5]	Vout_mode_type	Reports linear mode. Hard wired to 000b.	
b[4:0]	Vout_mode_parameter	Linear mode exponent. 5-bit two's complement integer. Hardwired to 0x13 (-13 decimal).	

OUTPUT VOLTAGE RELATED COMMANDS

VOUT_COMMAND, VOUT_MAX, VOUT_MARGIN_HIGH, VOUT_MARGIN_LOW, VOUT_OV_FAULT_LIMIT, VOUT_ OV_WARN_LIMIT, VOUT_UV_WARN_LIMIT, VOUT_UV_FAULT_LIMIT, POWER_GOOD_ON and POWER_GOOD_ OFF

These commands use the same format and provide various servo, margining, and supervising limits for a channel's output voltage. When odd channels are configured to measure current, the OV_WARN_LIMIT, UV_WARN_LIMIT, OV_FAULT_LIMIT and UV_FAULT_LIMIT commands are not supported.

Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Vout_command[15:0],	These commands relate to output voltage. The data uses the L16 format.
	Vout_max[15:0],	Units: V
	Vout_margin_high[15:0],	
	Vout_margin_low[15:0],	
	Vout_ov_fault_limit[15:0],	
	Vout_ov_warn_limit[15:0],	
	Vout_uv_warn_limit[15:0],	
	Vout_uv_fault_limit[15:0],	
	Power_good_on[15:0],	
	Power_good_off[15:0]	

INPUT VOLTAGE RELATED COMMANDS

VIN_ON, VIN_OFF, VIN_OV_FAULT_LIMIT, VIN_OV_WARN_LIMIT, VIN_UV_WARN_LIMIT and VIN_UV_FAULT_ LIMIT

These commands use the same format and provide voltage supervising limits for the input voltage V_{IN SNS}.

Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Vin_on[15:0],	These commands relate to input voltage. The data uses the L11 format.
	Vin_off[15:0],	Units: V.
	Vin_ov_fault_limit[15:0],	
	Vin_ov_warn_limit[15:0],	
	Vin_uv_warn_limit[15:0],	
	Vin_uv_fault_limit[15:0]	

TEMPERATURE RELATED COMMANDS

OT FAULT LIMIT, OT WARN LIMIT, UT WARN LIMIT and UT FAULT LIMIT

These commands provide supervising limits for temperature.

Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Ot_fault_limit[15:0],	The data uses the L11 format.
	Ot_warn_limit[15:0],	Units: °C.
	Ut_warn_limit[15:0],	
	Ut_fault_limit[15:0]	

TIMER LIMITS

TON DELAY, TON RISE, TON MAX FAULT LIMIT and TOFF DELAY

These commands share the same format and provide sequencing and timer fault and warning delays in ms.

TON_DELAY sets the amount of time in milliseconds that a channel waits following the start of an ON sequence before its V_{OUT_FN} pin enables a DC/DC converter. This delay is counted using SHARE_CLK only.

TON_RISE sets the amount of time in ms that elapses after the power supply has been enabled until the LTC2977's DAC soft-connects and servos the output voltage to the desired level if Mfr_config_dac_mode = 00b. This delay is counted using SHARE_CLK if available, otherwise the internal oscillator is used.

TON_MAX_FAULT_LIMIT is the maximum amount of time that the power supply being controlled by the LTC2977 can attempt to power up the output without reaching the VOUT_UV_FAULT_LIMIT. If the output reaches VOUT_UV_FAULT_LIMIT prior to TON_MAX_FAULT_LIMIT, the LTC2977 unmasks the VOUT_UV_FAULT_LIMIT threshold. If it does not, then a TON_MAX_FAULT is declared. (Note that a value of zero means there is no limit to how long the power supply can attempt to bring up its output voltage.) This delay is counted using SHARE_CLK if available, otherwise the internal oscillator is used.

TOFF_DELAY is the amount of time that elapses after the CONTROL*n* pin and/or OPERATION command is deasserted until the channel is disabled (soft-off). This delay is counted using SHARE_CLK if available, otherwise the internal oscillator is used.

TON_DELAY and TOFF_DELAY are internally limited to 13.1 seconds, and rounded to the nearest 10µs when smaller than 655ms, or rounded to the nearest 200µs when larger than 655ms. TON_RISE and TON_MAX_FAULT_LIMIT are internally limited to 655ms, and rounded to the nearest 10µs. The read value of these commands always returns what was last written and does not reflect internal limiting.

Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Ton_delay[15:0],	The data uses the L11 format.
	Ton_rise[15:0],	Units: ms.
	Ton_max_fault[15:0],	
	Toff_delay[15:0]	

FAULT RESPONSE FOR VOLTAGES MEASURED BY THE HIGH SPEED SUPERVISOR

VOUT_OV_FAULT_RESPONSE and **VOUT_UV_FAULT_RESPONSE**

The fault response documented here is for voltages that are measured by the high speed supervisor. These voltages are measured over a short period of time and may require a deglitch period. Note that in addition to the response described by these commands, the LTC2977 will also:

- Set the appropriate bit(s) in the STATUS_BYTE
- Set the appropriate bit(s) in the STATUS_WORD
- Set the appropriate bit in the corresponding STATUS_VOUT register, and
- Notify the host by pulling the ALERTB pin low.

Note: Odd numbered channels configured for high resolution ADC measurements (current measurements) will not respond to OV/UV faults or warnings.

Data Contents

BIT(S)	SYMBOL	OPERATION			
b[7:6]	Vout_ov_fault_response_action,	Response action:			
	Vout_uv_fault_response_action	00b: The unit continues operation without interruption.			
		O1b: The unit continues operating for the delay time specified by bits[2:0] in increments of ts_vs. (See Electrical Characteristics Table, Voltage Supervisor Characteristics section). If the fault is still present at the end of the delay time, the unit shuts down immediately or sequences off after TOFF_DELAY (See Mfr_config_chan_mode). After shutting down, the device responds according to the retry setting in bits [5:3].			
		1Xb: The unit shuts down immediately or sequences off after TOFF_DELAY (See Mfr_config_chan_mode). After shutting down, the device responds according to the retry setting in bits [5:3].			
b[5:3]	Vout_ov_fault_response_retry, Response retry behavior:				
	Vout_uv_fault_response_retry	000b: A zero value for the retry setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.			
		001b-111b: The PMBus device attempts to restart the number of times specified by the global Mfr_retry_count[2:0], until it is commanded OFF (by the CONTROL pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down.			
b[2:0]	Vout_ov_fault_response_delay,	This sample count determines the amount of time a unit is to ignore a fault after it is first detected. Use this			
	Vout_uv_fault_response_delay	delay to deglitch fast faults.			
		000b: The unit turns off immediately.			
		001b-111b: The unit turns off after b[2:0] samples at the sampling period of ts_vs (12.2µs typical).			

FAULT RESPONSE FOR VALUES MEASURED BY THE ADC

OT_FAULT_RESPONSE, UT_FAULT_RESPONSE, VIN_OV_FAULT_RESPONSE and VIN_UV_FAULT_RESPONSE

The fault response documented here is for values that are measured by the ADC. These values are measured over a longer period of time and are not deglitched. Note that in addition to the response described by these commands, the LTC2977 will also:

- Set the appropriate bit(s) in the STATUS_BYTE
- Set the appropriate bit(s) in the STATUS_WORD
- Set the appropriate bit in the corresponding STATUS_VIN or STATUS_TEMPERATURE register, and
- Notify the host by pulling the ALERTB pin low.

Data Contents

ata contonto				
(S) SYMBOL OPERATION				
Ot_fault_response_action,	Response action:			
Ut_fault_response_action,	00b: The unit continues operation without interruption.			
Vin_ov_fault_response_action,	b to 11b: The unit shuts down immediately or sequences off after TOFF_DELAY (See Mfr_config_chan_			
Vin_uv_fault_response_action	mode). After shutting down, the unit responds according to the retry setting in bits [5:3].			
Ot_fault_response_retry,	Response retry behavior:			
Ut_fault_response_retry,	000b: A zero value for the retry setting means that the unit does not attempt to restart. The output remains			
Vin_ov_fault_response_retry,	disabled until the fault is cleared.			
Vin_uv_fault_response_retry	001b-111b: The PMBus device attempts to restart the number of times specified by the global Mfr_retry_count[2:0] until it is commanded OFF (by the CONTROL <i>n</i> pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down.			
Ot_fault_response_delay,	Hard coded to 000b. There is no additional deglitch delay applied to fault detection.			
Ut_fault_response_delay,				
Vin_ov_fault_response_delay,				
Vin_uv_fault_response_delay				
	Ot_fault_response_action, Ut_fault_response_action, Vin_ov_fault_response_action, Vin_uv_fault_response_action Ot_fault_response_retry, Ut_fault_response_retry, Vin_ov_fault_response_retry, Vin_uv_fault_response_retry Ot_fault_response_delay, Ut_fault_response_delay, Vin_ov_fault_response_delay, Vin_ov_fault_response_delay,			

TIMED FAULT RESPONSE

TON MAX FAULT RESPONSE

This command defines the LTC2977 response to a TON_MAX_FAULT. It may be used to protect against a short-circuited output at start-up. After start-up use VOUT_UV_FAULT_RESPONSE to protect against a short-circuited output.

The device also:

- Sets the HIGH BYTE bit in the STATUS BYTE,
- Sets the VOUT bit in the STATUS_WORD,
- Sets the TON_MAX_FAULT bit in the STATUS_VOUT register, and
- Notifies the host by asserting ALERTB.

TON MAX FAULT RESPONSE Data Contents

BIT(S)	SYMBOL	OPERATION			
b[7:6]	Ton_max_fault_response_action	Response action:			
		00b: The unit continues operation without interruption.			
		01b-11b: The unit shuts down immediately or sequences off after TOFF_DELAY (See Mfr_config_chan_mode). After shutting down, the unit responds according to the retry settings in bits [5:3].			
b[5:3]	Ton_max_fault_response_retry	Response retry behavior:			
	000b: A zero value for the Retry Setting means that the unit does not attempt to restart. The disabled until the fault is cleared.				
		001b-111b: The PMBus device attempts to restart the number of times specified by the global Mfr_retry_count[2:0] until it is commanded OFF (by the CONTROL <i>n</i> pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down.			
b[2:0]	Ton_max_fault_response_delay	Hard coded to 000b. There is no additional deglitch delay applied to fault detection.			

Clearing Latched Faults

When a channel shuts down due to a fault, the off state is latched. This is referred to as a latched fault condition. Latched faults are reset by toggling the CONTROL pin, using the OPERATION or ON_OFF_CONFIG command, or removing and reapplying the bias voltage to the V_{IN_SNS} pin. All fault and warning conditions result in the ALERTB pin being asserted low and the corresponding bits being set in the status registers. The CLEAR_FAULTS command resets the contents of the status registers and de-asserts the ALERTB output, but it does not clear a faulted off state nor allow a channel to turn back on.

STATUS COMMANDS

STATUS BYTE

The STATUS_BYTE command returns the summary of the most critical faults or warnings which have occurred, as shown in the following table. STATUS BYTE is a subset of STATUS WORD and duplicates the same information.

STATUS_BYTE Data Contents

BIT(S)	SYMBOL	OPERATION
b[7]	Status_byte_busy	Same as Status_word_busy
b[6]	Status_byte_off	Same as Status_word_off
b[5]	Status_byte_vout_ov	Same as Status_word_vout_ov
b[4]	Status_byte_iout_oc	Same as Status_word_iout_oc
b[3]	Status_byte_vin_uv	Same as Status_word_vin_uv
b[2]	Status_byte_temp	Same as Status_word_temp
b[1]	Status_byte_cml	Same as Status_word_cml
b[0]	Status_byte_high_byte	Same as Status_word_high_byte

STATUS_WORD

The STATUS_WORD command returns two bytes of information with a summary of the unit's fault condition. Based on the information in these bytes, the host can get more information by reading the appropriate detailed status register.

The low byte of the STATUS_WORD is the same register as the STATUS_BYTE command.

STATUS_WORD Data Contents

BIT(S)	SYMBOL	OPERATION		
b[15]	Status_word_vout	An output voltage fault or warning has occurred. See STATUS_VOUT.		
b[14]	Status_word_iout	Not supported. Always returns 0.		
b[13]	Status_word_input	An input voltage fault or warning has occurred. See STATUS_INPUT.		
b[12]	Status_word_mfr	A manufacturer specific fault has occurred. See STATUS_MFR_SPECIFIC and MFR_STATUS_2.		
b[11]	Status_word_power_not_good	The PWRGD pin, if enabled, is negated. Power is not good.		
b[10]	Status_word_fans	Not supported. Always returns 0.		
b[9]	Status_word_other	Not supported. Always returns 0.		
b[8]	Status_word_unknown	vord_unknown Not supported. Always returns 0.		
b[7]	Status_word_busy	d_busy Device busy when PMBus command received. See OPERATION: Processing Commands.		
b[6]	Status_word_off	This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being enabled. The off bit is clear if unit is allowed to provide power to the output.		
b[5]	Status_word_vout_ov	An output overvoltage fault has occurred.		
b[4]	Status_word_iout_oc	Not supported. Always returns 0.		
b[3]	Status_word_vin_uv	A V _{IN} undervoltage fault has occurred.		
b[2]	Status_word_temp	A temperature fault or warning has occurred. See STATUS_TEMPERATURE.		
b[1]	Status_word_cml	A communication, memory or logic fault has occurred. See STATUS_CML.		
b[0]	Status_word_high_byte	A fault/warning not listed in b[7:1] has occurred or Status_word_power_not_good = 1.		

STATUS_VOUT

The STATUS_VOUT command returns the summary of the output voltage faults or warnings which have occurred, as shown in the following table:

STATUS_VOUT Data Contents

BIT(S)	SYMBOL	OPERATION	
b[7]	Status_vout_ov_fault	Overvoltage fault.	
b[6]	Status_vout_ov_warn	Overvoltage warning.	
b[5]	Status_vout_uv_warn Undervoltage warning		
b[4]	Status_vout_uv_fault Undervoltage fault.		
b[3]	Status_vout_max_warn VOUT_MAX warning. An attempt has been made to set the output voltage to a value higher than allowed by the VOUT_MAX command.		
b[2]	Status_vout_ton_max_fault	TON_MAX_FAULT sequencing fault.	
b[1]	Status_vout_toff_max_warn	Not supported. Always returns 0.	
b[0]	Status_vout_tracking_error	Not supported. Always returns 0.	

STATUS INPUT

The STATUS_INPUT command returns the summary of the V_{IN} faults or warnings which have occurred, as shown in the following table:

STATUS INPUT Data Contents

BIT(S)	SYMBOL	OPERATION
b[7]	Status_input_ov_fault	V _{IN} Overvoltage fault
b[6]	Status_input_ov_warn	V _{IN} Overvoltage warning
b[5]	Status_input_uv_warn	V _{IN} Undervoltage warning
b[4]	Status_input_uv_fault	V _{IN} Undervoltage fault
b[3]	Status_input_off	Unit is off for insufficient input voltage.
b[2]	I _{IN} overcurrent fault	Not supported. Always returns 0.
b[1]	I _{IN} overcurrent warn	Not supported. Always returns 0.
b[0]	PIN overpower warn	Not supported. Always returns 0.

STATUS_TEMPERATURE

The STATUS_TEMPERATURE command returns the summary of the temperature faults or warnings which have occurred, as shown in the following table:

STATUS_TEMPERATURE Data Contents

Bit(s)	Symbol	Operation
b[7]	Status_temperature_ot_fault	Overtemperature fault.
b[6]	Status_temperature_ot_warn	Overtemperature warning.
b[5]	Status_temperature_ut_warn	Undertemperature warning.
b[4]	Status_temperature_ut_fault	Undertemperature fault.
b[3:0]	Reserved	Reserved. Always returns 0s.

Rev. F

STATUS_CML

The STATUS_CML command returns the summary of the communication, memory and logic faults or warnings which have occurred, as shown in the following table:

STATUS CML Data Contents

BIT(S)	SYMBOL	OPERATION		
b[7]	Status_cml_cmd_fault	Illegal or unsupported command fault has occurred.		
b[6]	Status_cml_data_fault	Illegal or unsupported data received.		
b[5]	Status_cml_pec_fault	EC fault has occurred. Note: PEC checking is always active in the LTC2977. Any extra byte received before a P will set Status_cml_pec_fault unless the extra byte is a matching PEC byte.		
b[4]	Status_cml_memory_fault	fault has occurred in the EEPROM.		
b[3]	Status_cml_processor_fault	Not supported, always returns 0.		
b[2]	Reserved	Reserved, always returns 0.		
b[1]	Status_cml_pmbus_fault	A communication fault other than ones listed in this table has occurred. This is a catch all category for illegally formed I ² C/SMBus commands (Example: An address byte with read =1 received immediately after a START).		
b[0]	Status_cml_unknown_fault	Not supported, always returns 0.		

STATUS MFR SPECIFIC

The STATUS_MFR_SPECIFIC command returns manufacturer specific status flags. Bits marked CHANNEL=All are not paged. Bits marked STICKY=Yes stay set until a CLEAR_FAULTS is issued or the channel is commanded on by the user. Bits marked ALERT=Yes pull ALERTB low when the bit is set. Bits marked OFF=Yes indicate that the event can be configured elsewhere to turn the channel off. See MFR_STATUS_2 on page 62 for additional bits related to manufacturer specific status.

STATUS_MFR_SPECIFIC Data Contents

BIT(S)	SYMBOL	OPERATION	CHANNEL	STICKY	ALERT	OFF
b[7]	Status_mfr_discharge	A $\ensuremath{\text{V}_{\text{OUT}}}$ discharge fault occurred while attempting to enter the ON state	Current Page	Yes	Yes	Yes
b[6]	Status_mfr_fault1_in	This channel attempted to turn on while the FAULTBz1 pin was asserted low, or this channel has shut down at least once in response to a FAULTBz1 pin asserting low since the last CONTROL <i>n</i> pin toggle, OPERATION command ON/OFF cycle or CLEAR_FAULTS command.	Current Page	Yes	Yes	Yes
b[5]	Status_mfr_fault0_in	This channel attempted to turn on while the FAULTBz0 pin was asserted low, or this channel has shut down at least once in response to a FAULTBz0 pin asserting low since the last CONTROL <i>n</i> pin toggle, OPERATION command ON/OFF cycle or CLEAR_FAULTS command.	Current Page	Yes	Yes	Yes
b[4]	Status_mfr_servo_target_reached	Servo target has been reached.	Current Page	No	No	No
b[3]	Status_mfr_dac_connected	DAC is connected and driving V _{DACP} pin.	Current Page	No	No	No
b[2]	Status_mfr_dac_saturated	A previous servo operation terminated with maximum or minimum DAC value.	Current Page	Yes	No	No
b[1]	Status_mfr_vinen_faulted_off	V _{IN_EN} has been deasserted due to a V _{OUT} fault.	All	No	No	No
b[0]	Status_mfr_watchdog_fault	A watchdog fault has occurred.	All	Yes	Yes	No

ADC MONITORING COMMANDS

READ VIN

This command returns the most recent ADC measured value of the voltage measured at the V_{IN SNS} pin.

READ_VIN Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Read_vin[15:0]	The data uses the L11 format.
		Units: V

READ_VOUT

This command returns the most recent ADC measured value of the channel's output voltage. When odd channels are configured to measure current, the data contents use the L11 format with units in mV.

READ VOUT Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Read_vout[15:0]	The data uses the L16 format.
		Units: V

READ_VOUT Data Contents—for Odd Channels Configured to Measure Current (Mfr_config_adc_hires = 1)

Bit(s)	Symbol	Operation
b[15:0]	Read_vout[15:0]	The data uses the L11 format.
		Units: mV

READ TEMPERATURE 1

This command returns the most recent ADC measured value of junction temperature in °C as determined by the LTC2977's internal temperature sensor.

READ TEMPERATURE 1 Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Read_temperature_1 [15:0]	The data uses the L11 format.
		Units: °C.

PMBUS_REVISION

The PMBUS_REVISION command register is read only and reports the LTC2977 compliance to the PMBus standard revision 1.1.

PMBUS REVISION Data Contents

BIT(S)	SYMBOL	OPERATION
b[7:0]	PMBus_rev	Reports the PMBus standard revision compliance. This is hard-coded to 0x11 for revision 1.1.

Rev. F

MANUFACTURER SPECIFIC COMMANDS

MFR_CONFIG_LTC2977

This command is used to configure various manufacturer specific operating parameters for each channel.

MFR_CONFIG_LTC2977 Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:14]	Mfr_config_chan_mode	Select channel specific sequencing mode.
		00 = Channel uses PMBus delay sequencing with immediate off upon fault.
		01 = Channel uses PMBus delay sequencing with sequence off upon fault.
		1x = Channel is a slave in a tracked power supply system.
	Reserved	Don't care. Always returns 0.
b[11]	Mfr_config_fast_servo_off	Disables fast servo when margining or trimming output voltages:
		0: fast-servo enabled.
		1: fast-servo disabled.
b[10]	Mfr_config_supervisor_resolution	Selects supervisor resolution:
		0: high resolution = 4mV/LSB , range for $V_{\text{VSENSEP}n} - V_{\text{VSENSEM}n}$ is 0V to 3.8V.
		1: low resolution = 8mV/LSB, range for $V_{VSENSEPn} - V_{VSENSEMn}$ is 0V to 6.0V.
b[9]	Mfr_config_adc_hires	Selects ADC resolution for odd channels. This is typically used to measure current. Ignored for even
		channels (they always use low resolution).
		0: low resolution = 122µV/LSB.
P101	Mfr. config. controls, col	1: high resolution = 15.6µV/LSB.
b[8]	Mfr_config_controln_sel	Selects the active control pin input (CONTROLO or CONTROL1) for this channel. 0: Select CONTROLO pin.
		1: Select CONTROL1 pin.
h[7]	Mfr_config_servo_continuous	Select whether the UNIT should continuously servo V _{OLIT} after it has reached a new margin or nominal
b[7]	Will_colling_servo_colluladus	target. Only applies when Mfr_config_dac_mode = 00b.
		0: Do not continuously servo V_{OUT} after reaching initial target.
		1: Continuously servo V _{OLIT} to target.
b[6]	Mfr_config_servo_on_warn	Control re-servo on warning feature. Only applies when Mfr_config_dac_mode = 00b and
~[-]		Mfr_config_servo_continuous = 0.
		0: Do not allow the unit to re-servo when a V _{OUT} warning threshold is met or exceeded.
		1: Allow the unit to re-servo V _{OUT} to nominal target if
		V _{OUT} ≥ V(Vout_ov_warn_limit) or
		$V_{OUT} \le V(Vout_uv_warn_limit).$
b[5:4]	Mfr_config_dac_mode	Determines how DAC is used when channel is in the ON state and TON_RISE has elapsed.
		00: Soft-connect (if needed) and servo to target.
		01: DAC not connected.
		10: DAC connected immediately using value from MFR_DAC command. If this is the configuration after a reset or RESTORE_USER_ALL, MFR_DAC will be undefined and must be written to desired value.
		11: DAC is soft-connected. After soft-connect is complete MFR_DAC may be written.
h[2]	Mfr. config. vo. on, why, on	
b[3]	Mfr_config_vo_en_wpu_en	V _{OUT_EN} pin charge-pumped, current-limited pull-up enable. 0: Disable weak pull-up. V _{OUT_EN} pin driver is three-stated when channel is on.
		1: Use weak current-limited pull-up on V_{OUT} EN pin when the channel is on.
		For channels 4-7 this bit is treated as a 0 regardless of its value.
b[2]	Mfr_config_vo_en_wpd_en	V _{OUT_EN} pin current-limited pull-down enable.
υ[∠]	wiii_coinig_vo_eii_wpu_eii	0: Use a fast N-channel device to pull down V _{OUT_EN} pin when the channel is off for any reason.
		1: Use weak current-limited pull-down to discharge V _{OUTEN} pin when channel is off due to soft stop by the
		CONTROL n pin and/or OPERATION command. If the channel is off due to a fault, use the fast pull-down on
		V _{OUT_EN} pin.
		For channels 4-7 this bit is treated as a 0 regardless of its value.

MFR CONFIG LTC2977 Data Contents

BIT(S)	SYMBOL	OPERATION
b[1]	Mfr_config_dac_gain	DAC buffer gain.
		0: Select DAC buffer gain dac_gain_0 (1.38V full-scale)
		1: Select DAC buffer gain dac_gain_1 (2.65V full-scale)
b[0]	Mfr_config_dac_pol	DAC output polarity.
		0: Encodes negative (inverting) DC/DC converter trim input.
		1: Encodes positive (noninverting) DC/DC converter trim input.

Tracking Supplies On and Off

The LTC2977 supports tracking power supplies that are equipped with a tracking pin and configured for tracking. A tracking power supply uses a secondary feedback terminal (TRACK) to allow its output voltage to be scaled to an external master voltage. Typically the external voltage is generated by the supply with the highest voltage in the system, which is fed to the slave track pins (see Figure 13a). Supplies that track a master supply must be enabled before the master supply comes up and disabled after the master supply comes down. Enabling the slave supplies when the master is down requires supervisors monitoring the slaves to disable UV detection. All channels configured for tracking must track off together in response to a fault on any channel or any other condition that can bring one or more of the channels down. Prematurely disabling a slave channel via its RUN pin may cause that channel to shut down out of sequence (see Figure 13d)




Figure 13a. LTC2977 Configured to Control, Supervise and Monitor Power Supplies Equipped with Tracking Pin

An important feature of the LTC2977 is the ability to control, monitor, and supervise DC/DC converters that are configured to track a master supply on and off.

The LTC2977 supports the following tracking features:

- Track channels on and off without issuing false UV events when the slave channels are tracking up or down.
- Track all channels down in response to a fault from a slave or master.
- Track all channels down when VIN_SNS drops below VIN_OFF, share clock is held low or RESTORE_USER_ALL is
 issued.
- Ability to reconfigure selected channels that are part of a tracking group to sequence up after the group has tracked up or sequence down before the group has tracked down.




Figure 13b. Control Pin Tracking All Supplies Up And Down




Figure 13c. Fault on Channel 1 Tracking All Supplies Down




Figure 13d. Improperly Configured Fault Response on Faulting Channel Disrupts Tracking

Tracking Implementation

The LTC2977 supports tracking through the coordinated programing of Ton_delay, Ton_rise, Toff_delay and Mfr_config_chan_mode. The master channel must be configured to turn on after all the slave channels have turned on and to turn off before all the slave channels turn off. Slaves that are enabled before the master will remain off until the tracking pin allows them to turn on. Slaves will be turned off via the tracking pin even though their run pin is still asserted. Ton_rise must be extended on the slaves so that it ends relative to the rise of the TRACK pin and not the rise of the V_{OLIT_EN} pin.

When Mfr config chan mode = 1Xb the channel is reconfigured to:

- Sequence down on fault, VIN_OFF, SHARE_CLK low or RESTORE_USER_ALL.
- Ignore UV during TOFF_DELAY. Note that ignoring UV during TON_RISE and TON_MAX_FAULT always happens regardless of how these configuration bits are set.

The following example illustrates configuring an LTC2977 with one master channel and three slaves.

Master channel 0

TON_DELAY = Ton_delay_master

TON RISE = Ton rise master

TOFF_DELAY = Toff_delay_master

Mfr_config_chan_mode = 00

Slave channel n

TON DELAY = Ton delay slave

TON_RISE = Ton_delay_master + Ton_rise_slave

TOFF_DELAY = Toff_delay_master + Toff_delay_slave

Mfr_config_chan_mode = 10b

Where:

Ton_delay_master - Ton_delay_slave > RUN to TRACK setup time

Toff_delay_slave > time for master supply to fall.

The system response to a control pin toggle is illustrated in Figure 13b.

The system response to a UV fault on a slave channel is illustrated in Figure 13c.

MFR_CONFIG_ALL_LTC2977

This command is used to configure parameters that are common to all channels on the IC. They may be set or reviewed from any PAGE setting.

MFR_CONFIG_ALL_LTC2977 Data Contents

BIT(S)	SYMBOL	OPERATION
b[15-13]	Reserved	Don't care. Always returns 0
b[12]	Mfr_config_all_en_short_cycle_fault	Enable short cycle fault detection. See Mfr_status_2_short_cycle_fault on page 62 for more information.
		0: Issuing an ON before prior OFF is complete will not cause a fault.
		1: Issuing an ON before prior OFF is complete will cause a fault.
b[11]	Mfr_config_all_pwrgd_off_uses_uv	Selects PWRGD de-assertion source for all channels.
		0: PWRGD is de-asserted based on V_{OUT} being below or equal to POWER_GOOD_OFF. This option uses the ADC. Response time is approximately 100ms to 200ms.
		1: PWRGD is de-asserted based on V_{OUT} being below or equal to $VOUT_UV_LIMIT$. This option uses the high speed supervisor. Response time is approximately 12 μ s
b[10]	Mfr_config_all_fast_fault_log	Controls number of ADC readings completed before transferring fault log memory to EEPROM.
		0: Slower. All ADC telemetry values will be updated before transferring fault log to EEPROM.
		1: Faster. Telemetry values will be transferred from fault log to EEPROM within 24ms after detecting fault.
b[9:8]	Reserved	Don't care. Always returns 0
b[7]	Mfr_config_all_fault_log_enable	Enable fault logging to EEPROM in response to Fault.
		0: Fault logging to EEPROM is disabled
		1: Fault logging to EEPROM is enabled
b[6]	Mfr_config_all_vin_on_clr_faults_en	Allow V _{IN} rising above VIN_ON to clear all latched faults
		0: VIN_ON clear faults feature is disabled
		1: VIN_ON clear faults feature is enabled
b[5]	Mfr_config_all_control1_pol	Selects active polarity of CONTROL1 pin.
		0: Active low (pull pin low to start unit)
-		1: Active high (pull pin high to start unit)
b[4]	Mfr_config_all_control0_pol	Selects active polarity of CONTROLO pin.
		0: Active low (pull pin low to start unit)
		1: Active high (pull pin high to start unit)
b[3]	Mfr_config_all_vin_share_enable	Allow this unit to hold SHARE_CLK pin low when V _{IN} has not risen above VIN_ON or has fallen below VIN_OFF. When enabled, this unit will also turn all channels off in response to SHARE_CLK being held low.
		0: SHARE_CLK inhibit is disabled
		1: SHARE_CLK inhibit is enabled

MFR CONFIG ALL LTC2977 Data Contents

BIT(S)	SYMBOL	OPERATION
b[2]	Mfr_config_all_pec_en	PMBus packet error checking enable.
		0: PEC is accepted but not required
		1: PEC is required
b[1]	Mfr_config_all_longer_pmbus_	Increase PMBus timeout internal by a factor of 8. Recommended for fault logging.
	timeout	0: PMBus timeout is not multiplied by a factor of 8
		1: PMBus timeout is multiplied by a factor of 8
b[0]	Mfr_config_all_vinen_wpu_dis	V _{IN_EN} charge-pumped, current-limited pull-up disable.
		0: Use weak current-limited pull-up on V_{IN_EN} after power-up, as long as no faults have forced V_{IN_EN} off.
		1: Disable weak pull-up. V _{IN_EN} driver is three-stated after power-up as long as no faults have forced
		V _{IN_EN} off.

MFR_FAULTBz0_PROPAGATE, MFR_FAULTBz1_PROPAGATE

These manufacturer specific commands enable channels that have faulted off to propagate that state to the appropriate fault pin. Faulted off states for pages 0 through 3 can only be propagated to pins FAULTB00 and FAULTB01; this is referred to as zone 0. Faulted off states for pages 4 through 7 can only be propagated to pins FAULTB10 and FAULTB11; this is referred to as zone 1. The z designator in the command name is used to indicate that this command affects different zones depending on the page. See Figure 20.

Note that pulling a fault pin low will have no effect for channels that have MFR_FAULTBzn_RESPONSE set to 0. The channel continues operation without interruption. This fault response is called Ignore (0x0) in LTpowerPlay.

MFR FAULTBZO PROPAGATE Data Content

BIT(S)	SYMBOL	OPERATION
b[7:1]	Reserved	Don't care. Always returns 0.
b[0]	Mfr_faultbz0_propagate	Enable fault propagation.
		For pages 0 through 3, zone 0 0: Channel's faulted off state does not assert FAULTB00 low. 1: Channel's faulted off state asserts FAULTB00 low.
		For pages 4 through 7, zone 1 0: Channel's faulted off state does not assert FAULTB10 low.
		1: Channel's faulted off state asserts FAULTB10 low.

MFR FAULTBz1 PROPAGATE Data Content

BIT(S)	SYMBOL	OPERATION
b[7:1]	Reserved	Don't care. Always returns 0.
b[0]	Mfr_faultbz1_propagate	Enable fault propagation.
		For pages 0 through 3, zone 0 0: Channel's faulted off state does not assert FAULTB01 low. 1: Channel's faulted off state asserts FAULTB01 low.
		For pages 4 through 7, zone 1 0: Channel's faulted off state does not assert FAULTB11 low.
		1: Channel's faulted off state asserts FAULTB11 low.

MFR_PWRGD_EN

This command register controls the mapping of the watchdog and channel power good status to the PWRGD pin. Note that odd numbered channels whose ADC is in high res mode do not contribute to power good.

MFR_PWRGD_EN Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:9]	Reserved	Read only, always returns 0s.
b[8]	Mfr_pwrgd_en_wdog	Watchdog
		1 = Watchdog timer not-expired status is ANDed with PWRGD status for any similarly enabled channels to determine when the PWRGD pin gets asserted.
		0 = Watchdog timer does not affect the PWRGD pin.
b[7]	Mfr_pwrgd_en_chan7	Channel 7
		1 = PWRGD status for this channel is ANDed with PWRGD status for any similarly enabled channels to determine when the PWRGD pin gets asserted.
		0 = PWRGD status for this channel does not affect the PWRGD pin.
b[6]	Mfr_pwrgd_en_chan6	Channel 6
		1 = PWRGD status for this channel is ANDed with PWRGD status for any similarly enabled channels to determine when the PWRGD pin gets asserted.
		0 = PWRGD status for this channel does not affect the PWRGD pin.
b[5]	Mfr_pwrgd_en_chan5	Channel 5
		1 = PWRGD status for this channel is ANDed with PWRGD status for any similarly enabled channels to determine when the PWRGD pin gets asserted.
		0 = PWRGD status for this channel does not affect the PWRGD pin.
b[4]	Mfr_pwrgd_en_chan4	Channel 4
		1 = PWRGD status for this channel is ANDed with PWRGD status for any similarly enabled channels to determine when the PWRGD pin gets asserted.
		0 = PWRGD status for this channel does not affect the PWRGD pin.
b[3]	Mfr_pwrgd_en_chan3	Channel 3
		1 = PWRGD status for this channel is ANDed with PWRGD status for any similarly enabled channels to determine when the PWRGD pin gets asserted.
		0 = PWRGD status for this channel does not affect the PWRGD pin.
b[2]	Mfr_pwrgd_en_chan2	Channel 2
		1 = PWRGD status for this channel is ANDed with PWRGD status for any similarly enabled channels to determine when the PWRGD pin gets asserted.
		0 = PWRGD status for this channel does not affect the PWRGD pin.
b[1]	Mfr_pwrgd_en_chan1	Channel 1
		1 = PWRGD status for this channel is ANDed with PWRGD status for any similarly enabled channels to determine when the PWRGD pin gets asserted.
		0 = PWRGD status for this channel does not affect the PWRGD pin.
b[0]	Mfr_pwrgd_en_chan0	Channel 0
		1 = PWRGD status for this channel is ANDed with PWRGD status for any similarly enabled channels to determine when the PWRGD pin gets asserted.
		0 = PWRGD status for this channel does not affect the PWRGD pin.

MFR_FAULTB00_RESPONSE, MFR_FAULTB01_RESPONSE, MFR_FAULTB10_RESPONSE and MFR_FAULTB11_RESPONSE

These manufacturer specific commands share the same format and specify the response to assertions of the FAULTB pins. For fault zone 0, MFR_FAULTB00_RESPONSE determines whether channels 0 to 3 shut off when the FAULTB00 pin is asserted, and MFR_FAULTB01_RESPONSE determines whether channels 0 to 3 shut off when the FAULTB01 pin is asserted. For fault zone 1, MFR_FAULTB10_RESPONSE determines whether channels 4 to 7 shut off when the FAULTB10 pin is asserted, and MFR_FAULTB11_RESPONSE determines whether channels 4 to 7 shut off when the FAULTB11 pin is asserted. When a channel shuts off in response to a FAULTB pin, the ALERTB pin is asserted low and the appropriate bit is set in the STATUS_MFR_SPECIFIC register. For a graphical explanation, see the switches on the left hand side of Figure 20, Channel Fault Management Block Diagram.

Data Contents—Fault Zone O Response Commands

BIT(S)	SYMBOL	OPERATION
b[7:4]	Reserved	Read only, always returns 0s.
b[3]	Mfr_faultb00_response_chan3,	Channel 3 response.
	Mfr_faultb01_response_chan3	0: The channel continues operation without interruption.
		1: The channel shuts down if the corresponding FAULTBzn pin is still asserted after 10µs. When the FAULTBzn pin subsequently deasserts, the channel turns back on, honoring TON_DELAY and TON_RISE settings.
b[2]	Mfr_faultb00_response_chan2,	Channel 2 response.
	Mfr_faultb01_response_chan2	0: The channel continues operation without interruption.
		1: The channel shuts down if the corresponding FAULTBzn pin is still asserted after 10µs. When the FAULTBzn pin subsequently deasserts, the channel turns back on, honoring TON_DELAY and TON_RISE settings.
b[1]	Mfr_faultb00_response_chan1,	Channel 1 response.
	Mfr_faultb01_response_chan1	0: The channel continues operation without interruption.
		1: The channel shuts down if the corresponding FAULTBzn pin is still asserted after 10µs. When the FAULTBzn pin subsequently deasserts, the channel turns back on, honoring TON_DELAY and TON_RISE settings.
b[0]	Mfr_faultb00_response_chan0,	Channel O response.
	Mfr_faultb01_response_chan0	0: The channel continues operation without interruption.
		1: The channel shuts down if the corresponding FAULTBzn pin is still asserted after 10µs. When the FAULTBzn pin subsequently deasserts, the channel turns back on, honoring TON_DELAY and TON_RISE settings.

Data Contents—Fault Zone 1 Response Commands

BIT(S)	SYMBOL	OPERATION
b[7:4]	Reserved	Read only, always returns 0s.
b[3]	Mfr_faultb10_response_chan7,	Channel 7 response.
	Mfr_faultb11_response_chan7	0: The channel continues operation without interruption.
		1: The channel shuts down if the corresponding FAULTBzn pin is still asserted after 10µs. When the FAULTBzn pin subsequently deasserts, the channel turns back on, honoring TON_DELAY and TON_RISE settings.
b[2]	Mfr_faultb10_response_chan6,	Channel 6 response.
	Mfr_faultb11_response_chan6	0: The channel continues operation without interruption.
		1: The channel shuts down if the corresponding FAULTBzn pin is still asserted after 10µs. When the FAULTBzn pin subsequently deasserts, the channel turns back on, honoring TON_DELAY and TON_RISE settings.
b[1]	Mfr_faultb10_response_chan5,	Channel 5 response.
	Mfr_faultb11_response_chan5	0: The channel continues operation without interruption.
		1: The channel shuts down if the corresponding FAULTBzn pin is still asserted after 10µs. When the FAULTBzn pin subsequently deasserts, the channel turns back on, honoring TON_DELAY and TON_RISE settings.
b[0]	Mfr_faultb10_response_chan4,	Channel 4 response.
	Mfr_faultb11_response_chan4	0: The channel continues operation without interruption.
		1: The channel shuts down if the corresponding FAULTBzn pin is still asserted after 10µs. When the FAULTBzn pin subsequently deasserts, the channel turns back on, honoring TON_DELAY and TON_RISE settings.
		Pov E

Rev. F

MFR_VINEN_OV_FAULT_RESPONSE

This command register determines whether V_{OUT} overvoltage faults from a given channel cause the V_{IN_EN} pin to be pulled low.

MFR_VINEN_OV_FAULT_RESPONSE Data Contents

BIT(S)	SYMBOL	OPERATION
b[7]	Mfr_vinen_ov_fault_response_chan7	Response to channel 7 VOUT_OV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[6]	Mfr_vinen_ov_fault_response_chan6	Response to channel 6 VOUT_OV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[5]	Mfr_vinen_ov_fault_response_chan5	Response to channel 5 VOUT_OV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[4]	Mfr_vinen_ov_fault_response_chan4	Response to channel 4 VOUT_OV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[3]	Mfr_vinen_ov_fault_response_chan3	Response to channel 3 VOUT_OV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[2]	Mfr_vinen_ov_fault_response_chan2	Response to channel 2 VOUT_OV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[1]	Mfr_vinen_ov_fault_response_chan1	Response to channel 1 VOUT_OV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[0]	Mfr_vinen_ov_fault_response_chan0	Response to channel 0 VOUT_OV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.

MFR_VINEN_UV_FAULT_RESPONSE

This command register determines whether V_{OUT} undervoltage faults from a given channel cause the V_{IN_EN} pin to be pulled low.

MFR_VINEN_UV_FAULT_RESPONSE Data Contents

BIT(S)	SYMBOL	OPERATION
b[7]	Mfr_vinen_uv_fault_response_chan7	Response to channel 7 VOUT_UV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[6]	Mfr_vinen_uv_fault_response_chan6	Response to channel 6 VOUT_UV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[5]	Mfr_vinen_uv_fault_response_chan5	Response to channel 5 VOUT_UV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[4]	Mfr_vinen_uv_fault_response_chan4	Response to channel 4 VOUT_UV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[3]	Mfr_vinen_uv_fault_response_chan3	Response to channel 3 VOUT_UV_FAULT.
		1 = Disable (pull low) V_{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[2]	Mfr_vinen_uv_fault_response_chan2	Response to channel 2 VOUT_UV_FAULT.
		1 = Disable (pull low) V_{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[1]	Mfr_vinen_uv_fault_response_chan1	Response to channel 1 VOUT_UV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
		$0 = Do not disable V_{IN_EN}$.
b[0]	Mfr_vinen_uv_fault_response_chan0	Response to channel 0 VOUT_UV_FAULT.
		1 = Disable (pull low) V _{IN_EN} via fast pull-down.
·		$0 = Do not disable V_{IN_EN}$.

MFR RETRY COUNT

The MFR_RETRY_COUNT is a global command that sets the number of retries attempted when any channel faults off with its fault response retry field set to a non zero value.

In the event of multiple or recurring retry faults on the same channel the total number of retries equals MFR_RETRY_COUNT. If a channel has not been faulted off for 6 seconds, its retry counter is cleared. Toggling a channel's CONTROL pin off then on or issuing OPERATION off then on commands will synchronously clear the retry count. Writing to MFR_RETRY_COUNT clears the retry count for all channels

MFR_RETRY_COUNT Data Contents

BIT(S)	SYMBOL	OPERATION
b[7:3]	Reserved	Always returns zero.
b[2:0]	Mfr_retry_count [2:0]	0: No retries:
		1-6: Number of retries.
		7: Infinite retries.

MFR_RETRY_DELAY

This command determines the retry interval when the LTC2977 is in retry mode in response to a fault condition. The read value of this command always returns what was last written and does not reflect internal limiting.

MFR_RETRY_DELAY Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Mfr_retry_delay	The data uses the L11 format.
		This delay is counted using SHARE_CLK only.
		Delays are rounded to the nearest 200µs.
		Units: ms. Max delay is 13.1 sec.

MFR RESTART DELAY

This command sets the minimum off time of a CONTROL initiated restart. If the CONTROL pin is toggled off for at least 10µs then on, all dependent channels are disabled, held off for a time = Mfr_restart_delay, then sequenced back on. CONTROL*n* pin transitions whose OFF time exceeds Mfr_restart_delay are not affected by this command. A value of all zeros disables this feature. The read value of this command always returns what was last written and does not reflect internal limiting.

MFR_RESTART_DELAY Data Contents

BIT(S)	SYMBOL	OPERATION	
b[15:0]	Mfr_restart_delay	The data uses the L11 format.	
		This delay is counted using SHARE_CLK only.	
		Delays are rounded to the nearest 200µs.	
		Units: ms. Max delay is 13.1 sec.	

MFR VOUT PEAK

This command returns the maximum ADC measured value of the channel's output voltage. This command is not supported for odd channels that are configured to measure current. This register is reset to 0xF800 (0.0) when the LTC2977 emerges from power-on reset, or when a CLEAR_FAULTS command to the page is executed, or the channel goes through an off-to-on transition.

MFR_VOUT_PEAK Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Mfr_vout_peak[15:0]	The data uses the L16 format.
		Units: V.

MFR_VIN_PEAK

This command returns the maximum ADC measured value of the input voltage. This register is reset to $0x7C00 (-2^{25})$ when the LTC2977 emerges from power-on reset, or when a CLEAR_FAULTS command to any page is executed, or a channel goes through an off-to-on transition.

MFR_VIN_PEAK Data Contents

BIT(S)	SYMBOL	OPERATION	
b[15:0]	Mfr_vin_peak[15:0]	The data uses the L11 format.	
		Units: V	

MFR_TEMPERATURE_PEAK

This command returns the maximum ADC measured value of junction temperature in °C as determined by the LTC2977's internal temperature sensor. This register is reset to $0x7C00 (-2^{25})$ when the LTC2977 emerges from power-on reset, when a CLEAR_FAULTS command to any page is executed, or a channel goes through an off-to-on transition.

MFR_TEMPERATURE_PEAK Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Mfr_temperature_peak[15:0]	The data uses the L11 format.
		Units: °C.

MFR DAC

This command register allows the user to directly program the 10-bit DAC. Manual DAC writes require the channel to be in the ON state, TON_RISE to have expired and MFR_CONFIG_LTC2977 b[5:4] = 10b or 11b. Writing MFR_CONFIG_LTC2977 b[5:4] = 10b commands the DAC to hard-connect with the value in Mfr_dac_direct_val. Writing b[5:4] = 11b commands the DAC to soft-connect. Once the DAC has soft-connected, Mfr_dac_direct_val returns the value that allowed the DAC to be connected without perturbing the power supply. MFR_DAC writes are ignored when MFR_CONFIG_LTC2977 b[5:4] = 00b or 01b.

MFR DAC Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:10]	Reserved	Read only, always returns 0.
b[9:0]	Mfr_dac_direct_val	DAC code value.

Rev. F

MFR_POWERGOOD_ASSERTION_DELAY

This command register allows the user to program the delay from when the internal power good signal becomes valid until the power good output is asserted. This delay is counted using SHARE_CLK if available, otherwise the internal oscillator is used. This delay is internally limited to 13.1 seconds, and rounded to the nearest 200µs. The read value of this command always returns what was last written and does not reflect internal limiting.

The power good de-assertion delay and threshold source is controlled by Mfr_config_all_pwrgd_off_uses_uv. Systems that require a fast power good de-assertion should set Mfr_config_all_pwrgd_off_uses_uv=1. This uses the VOUT_UV_FAULT_LIMIT and the high speed comparator to de-assert the PWRGD pin. Systems that require a separate power good off threshold should set Mfr_config_all_pwrgd_off_uses_uv=0. This uses the slower ADC polling loop and POWER GOOD OFF to de-assert the PWRGD pin.

MFR_POWERGOOD_ASSERTION_DELAY Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Mfr_powergood_assertion_delay	The data uses the L11 format.
		This delay is counted using SHARE_CLK if available, otherwise the internal oscillator is used.
		Delays are rounded to the nearest 200µs.
		Units: ms. Max delay is 13.1 sec.

MFR PADS

The MFR_PADS command provides read only access to slow frequency digital pads (pins). The input values presented in bits[9:0] are before any deglitching logic.

MFR_PADS Data Contents

BIT(S)	SYMBOL	OPERATION		
b[15]	Mfr_pads_pwrgd_drive	0 = PWRGD pad is being driven low by this chip		
		= PWRGD pad is not being driven low by this chip		
b[14]	Mfr_pads_alertb_drive	0 = ALERTB pad is being driven low by this chip		
		1 = ALERTB pad is not being driven low by this chip		
b[13:10]	Mfr_pads_faultb_drive[3:0]	Bit[3] used for FAULTB00 pad, bit[2] used for FAULTB01 pad, bit[1] used for FAULTB10 pad, bit[0] used for FAULTB11 pad as follows:		
		0 = FAULTBzn pad is being driven low by this chip		
		1 = FAULTBzn pad is not being driven low by this chip		
b[9:8]	Mfr_pads_asel1[1:0]	11: Logic high detected on ASEL1 input pad		
		10: ASEL1 input pad is floating		
		01: Reserved		
		00: Logic low detected on ASEL1 input pad		
b[7:6] Mfr_pads_asel0[1:0] 11: Logic high detected on ASEL0 input pad		11: Logic high detected on ASELO input pad		
		10: ASELO input pad is floating		
		01: Reserved		
		00: Logic low detected on ASEL0 input pad		
b[5]	Mfr_pads_control1	1: Logic high detected on CONTROL1 pad		
0: Logic low detected on CONTROL1 pad		0: Logic low detected on CONTROL1 pad		
b[4]	Mfr_pads_control0	1: Logic high detected on CONTROLO pad		
		0: Logic low detected on CONTROLO pad		

MFR_PADS Data Contents

BIT(S)	SYMBOL	OPERATION
b[3:0]		Bit[3] used for FAULTB00 pad, bit[2] used for FAULTB01 pad, bit[1] used for FAULTB10 pad, bit[0] used for FAULTB11 pad as follows:
		1: Logic high detected on FAULTBz <i>n</i> pad
		0: Logic low detected on FAULTBzn pad

MFR_SPECIAL_ID

This register contains the manufacturer ID for the LTC2977.

MFR_SPECIAL_ID Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Mfr_special_id	Read only, always returns 0x0131

MFR_SPECIAL_LOT

These paged registers contain information that identifies the user configuration that was programmed at the factory. Contact the factory to request a custom factory programmed user configuration and special lot number.

MFR_SPECIAL_LOT Data Contents

BIT(S)	SYMBOL	OPERATION
b[7:0]	Mfr_special_lot	Contains the LTC default special lot number. Contact the factory to request a custom factory programmed user configuration and special lot number.

MFR INFO

The MFR_INFO register contains manufacturer specific information and is updated after a power-on reset, a RESTORE_USER_ALL command, or an EEPROM bulk read operation.

MFR INFO Data Contents

BIT(S)	SYMBOL	ERATION	
b[15:6]	Reserved	erved	
b[5]	Mfr_info_ecc_user	PROM ECC status.	
		Corrections made in the EEPROM user space	
		1: No corrections made in the EEPROM user space	
b[4:0]	Reserved	eserved	

MFR_VOUT_DISCHARGE_THRESHOLD

This register contains the coefficient that multiplies VOUT_COMMAND in order to determine the OFF threshold voltage for the associated output. If the output voltage has not decayed below MFR_VOUT_DISCHARGE_THRESHOLD • VOUT_COMMAND prior to the channel being commanded to enter/re-enter the ON state, the Status_mfr_discharge bit in the STATUS_MFR_SPECIFIC register will be set and the ALERTB pin will be asserted low. In addition, the channel will not enter the ON state until the output has decayed below its OFF threshold voltage. Setting this to a value greater than 1.0 effectively disables DISCHARGE_THRESHOLD checking, allowing the channel to turn back on even if it has not decayed at all.

Other channels can be held off if a particular output has failed to discharge by using the bidirectional FAULTBz*n* pins (refer to the MFR_FAULTBz*n_*RESPONSE and MFR_FAULTBz*n_*PROPAGATE registers).

MFR_VOUT_DISCHARGE_THRESHOLD Data Contents

BIT(S)	SYMBOL	PERATION	
b[15:0] Mfr_vout_discharge_ The data uses the L11 format.		The data uses the L11 format.	
	threshold Units: Dimensionless, this register contains a coefficient.		

MFR_COMMON

This command returns status information for the alert pin (ALERTB), share-clock pin (SHARE_CLK), write-protect pin (WP), and device busy state.

This is the only command that may still be read when the device is busy processing an EEPROM or other command. It may be polled by the host to determine when the device is available to process a PMBus command. A busy device will always acknowledge its address but will NACK the command byte and set Status_byte_busy and Status_word_busy when it receives a command that it cannot immediately process.

MFR COMMON Data Contents

BIT(S)	SYMBOL	OPERATION	
b[7]	Mfr_common_alertb	Returns alert status.	
		1: ALERTB is de-asserted high.	
		0: ALERTB is asserted low.	
b[6]	Mfr_common_busyb	Returns device busy status.	
1: The device is available to process PMBus commands.		1: The device is available to process PMBus commands.	
		0: The device is busy and will NACK PMBus commands.	
b[5:2]	Reserved	Read only, always returns 1s	
b[1]	Mfr_common_share_clk	Returns status of share-clock pin	
1: Share-clock pin is being held low		1: Share-clock pin is being held low	
		0: Share-clock pin is active	
b[0] Mfr_common_write_protect Returns status of write-protect pin		Returns status of write-protect pin	
		1: Write-protect pin is high	
		0: Write-protect pin is low	

USER_DATA_00, USER_DATA_01, USER_DATA_02, USER_DATA_03, USER_DATA_04, MFR_LTC_RESERVED_1 and MFR_LTC_RESERVED_2

These registers are provided as user scratchpad and additional manufacturer reserved locations.

USER_DATA_00, USER_DATA_01, MFR_LTC_RESERVED_1 and MFR_LTC_RESERVED_2 are all reserved for manufacturer use. Such uses include manufacturer traceability information and LTpowerPlay features like the CRC calculation and storage for user EEPROM configurations.

USER_DATA_02 is reserved for OEM use. These 2 bytes might be used for OEM traceability or revision information.

USER_DATA_03 and USER_DATA_04 are available for user scratchpad use. These 18 bytes (1 unpaged word plus 8 paged words) might be used for traceability or revision information such as serial number, board model number, assembly location, or assembly date.

All user and OEM scratchpad registers may be stored and recalled from EEPROM using the STORE_USER_ALL and RESTORE_USER_ALL commands.

MFR VOUT MIN

This command returns the minimum ADC measured value of the channel's output voltage. This register is reset to 0xFFFF (7.999) when the LTC2977 emerges from power-on reset, when a CLEAR_FAULTS command to the page is executed, or the channel goes through an off-to-on transition. When odd channels are configured to measure current, this command is not supported. Updates are disabled when undervoltage detection is disabled, such as when Margin Low (Ignore Faults and Warnings) is enabled.

MFR_VOUT_MIN Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Mfr_vout_min	The data uses the L16 format.
		Units: V.

MFR VIN MIN

This command returns the minimum ADC measured value of the input voltage. This register is reset to 0x7BFF (approximately 2^{25}) when the LTC2977 emerges from power-on reset, when a CLEAR_FAULTS command to any page is executed, or a channel goes through an off-to-on transition. Updates are disabled when unit is off for insufficient input voltage.

MFR VIN MIN Data Contents

BIT(S)	SYMBOL	PERATION	
b[15:0]	Mfr_vin_min	The data uses the L11 format.	
		Units: V.	

Rev. F

MFR_TEMPERATURE_MIN

This command returns the minimum ADC measured value of junction temperature in °C as determined by the LTC2977's internal temperature sensor. This register is reset to 0x7BFF (approximately 2²⁵) when the LTC2977 emerges from power-on reset, when a CLEAR_FAULTS command to any page is executed, or a channel goes through an off-to-on transition.

MFR_TEMPERATURE_MIN Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Mfr_temperature_min	The data uses the L11 format.
		Units: °C.

MFR STATUS 2

This command returns additional manufacturer specific fault and state information. Bits marked Sticky = Yes are set by the appropriate event and not cleared until the user issues a CLEAR_FAULTS command or turns the channel back on. Bits marked ALERT = Yes assert ALERTB low when they are set. Bits marked Channel = All are not paged.

MFR STATUS 2 Data Contents

	TATIOO_L Data Contonto				
BIT(S)	SYMBOL	OPERATION	STICKY	ALERT	CHANNEL
b[15:3]	Reserved	Read only, always returns 0s.			
b[2]	Mfr_status_2_short_cycle_fault	1: This channel was commanded on by user before it finished sequencing off.	Yes	Yes	Current Page
		0: No short cycle fault has occurred for this channel.			
b[1]	Mfr_status_2_vinen_drive	1: VIN_EN pad is being driven low by this chip.	No	No	All
		0: VIN_EN pad is not being driven low by this chip.			
b[0]	Mfr_status_2_vin_caused_off	1: This channel was turned off due to VIN_SNS dropping below the VIN_OFF threshold.	Yes	No	Current Page
		0: VIN_SNS has not caused this channel to turn off.			

Short cycle fault detection is used to prevent out-of-order on sequencing when the user issues an ON command too soon after an OFF command. If some channels are still finishing OFF delays when the early ON command is received, they might turn back on too late. This fault should be propagated to all channels in the sequence to ensure a clean ON sequence. When a channel detects a short cycle fault it sets Mfr_status_2_short_cycle_fault, Status_word_mfr, Status_word_high_byte, and pulls ALERTB low. It also faults off, and stays off until the user issues an OFF-THEN-ON sequence or resets the part. Fault retries are not supported for short cycle faults.

Mfr_status_2_vinen_drive indicates the current status of this chip's VIN_EN pad driver. It is not affected by CLEAR_FAULTS commands, and no other status bits are affected when it is set.

Mfr_status_2_vin_caused_off indicates that this channel was turned off because VIN_SNS dropped below the VIN_OFF threshold. Status_word_mfr and Status_word_high_byte are set at the same time, but ALERTB is not asserted. If VIN_SNS subsequently rises above VIN_ON, and this channel turns back on, Mfr_status_2_vin_caused_off will remain asserted to record the transient event regardless of the value of Mfr_config_all_vin_on_clr_faults_en.

MFR_TELEMETRY

This read-only command enables efficient polling of telemetry data for all output channels via a single 49 byte block read.

MFR TELEMETRY Data Block Contents

DATA	BYTE*
Status_word0[7:0]	0
Status_word0[15:8]	1
Status_vout0	2
Status_mfr0	3
Read_vout0[7:0]	4
Read_vout0[15:8]	5
Status_word1[7:0]	6
Status_word1[15:8]	7
Status_vout1	8
Status_mfr1	9
Read_vout1[7:0]	10
Read_vout1[15:8]	11
Status_word2[7:0]	12
Status_word2[15:8]	13
Status_vout2	14
Status_mfr2	15
Read_vout2[7:0]	16
Read_vout2[15:8]	17
Status_word3[7:0]	18
Status_word3[15:8]	19
Status_vout3	20
Status_mfr3	21

Read_vout3[7:0]	22
Read_vout3[15:8]	23
Status_word4[7:0]	24
Status_word4[15:8]	25
Status_vout4	26
Status_mfr4	27
Read_vout4[7:0]	28
Read_vout4[15:8]	29
Status_word5[7:0]	30
Status_word5[15:8]	31
Status_vout5	32
Status_mfr5	33
Read_vout5[7:0]	34
Read_vout5[15:8]	35
Status_word6[7:0]	36
Status_word6[15:8]	37
Status_vout6	38
Status_mfr6	39
Read_vout6[7:0]	40
Read_vout6[15:8]	41
Status_word7[7:0]	42
Status_word7[15:8]	43
Status_vout7	44
Status_mfr7	45
Read_vout7[7:0]	46
Read_vout7[15:8]	47
Reserved	48

^{*}Note: PMBus data byte numbers start at 1 rather than 0. Status_word0[7:0] is the first byte returned after BYTE COUNT = 0x31 See block read protocol.

WATCHDOG OPERATION

A non zero write to the MFR_WATCHDOG_T register will reset the watchdog timer. Low-to-high transitions on the WDI/RESETB pin also reset the watchdog timer. If the timer expires, ALERTB is asserted and the PWRGD output is optionally deasserted and then reasserted after MFR_PWRGD_ASSERTION_DELAY ms. Writing 0 to either the MFR_WATCH_DOG_T or MFR_WATCHDOG_T_FIRST registers will disable the timer.

MFR WATCHDOG T FIRST and MFR WATCHDOG T

The MFR_WATCHDOG_T_FIRST register allows the user to program the duration of the first watchdog timer interval following assertion of the PWRGD pin, assuming the PWRGD signal reflects the status of the watchdog timer. If assertion of PWRGD is not conditioned by the watchdog timer's status, then MFR_WATCHDOG_T_FIRST applies to the first timing interval after the timer is enabled. Writing a value of 0ms to the MFR_WATCHDOG_T_FIRST register disables the watchdog timer.

The MFR_WATCHDOG_T register allows the user to program watchdog time intervals subsequent to the MFR_WATCHDOG_T_FIRST timing interval. Writing a value of 0ms to the MFR_WATCHDOG_T register disables the watchdog timer. A non-zero write to MFR_WATCHDOG_T will reset the watchdog timer.

The read value of both commands always returns what was last written and does not reflect internal limiting.

MFR_WATCHDOG_T_POR and MFR_WATCHDOG_T Data Contents

BIT(S)	SYMBOL	OPERATION
b[15:0]	Mfr_watchdog_t_first	The data uses the L11 format.
	Mfr_watchdog_t	These timers operate on an internal clock. The Mfr_watchdog_t timer will align to SHARE_CLK if it is running.
		Delays are rounded to the nearest 10µs for _t and 1ms for _t_first.
		Writing a zero value for Y to the Mfr_watchdog_t or Mfr_watchdog_t_first registers will disable the watchdog timer.
		Units: ms. Max timeout is 0.6 sec for _t and 65 sec for _t_first

BULK PROGRAMMING THE USER EEPROM SPACE

The MFR_EE_UNLOCK, MFR_EE_ERASE and MFR_EE_DATA commands provide a method for 3rd party EEPROM programming houses and end users to easily program the LTC2977 independent of any order dependencies or delays between PMBus commands. All data transfers are directly to and from the EEPROM and do not affect the volatile RAM space currently configuring the device.

The first step is to program a master reference part with the desired configuration. MFR_EE_UNLOCK and MFR_EE_DATA are then used to read back all the data in User EEPROM space as sequential words. This information is stored to the master programming HEX file. Subsequent parts may be cloned to match the master part using MFR_EE_UNLOCK, MFR_EE_ERASE and MFR_EE_DATA to transfer data from the master HEX file. These commands operate directly on the EEPROM independent of the part configurations stored in RAM space. During EEPROM access the part will indicate that it is busy as described below.

In order to support simple programming fixtures the bulk programming feature only uses PMBus word and byte commands. The MFR_EE_UNLOCK configures the appropriate access mode and resets an internal address pointer allowing a series of word commands to behave as a block read or write with the address pointer being incremented after each operation. PEC use is optional and is configured by the MFR EE UNLOCK operation.

MFR EE UNLOCK

The MFR_EE_UNLOCK command prevents accidental EEPROM access in normal operation and configures the required EEPROM bulk programming mode for bulk initialization, sequential writes, or reads. MFR_EE_UNLOCK augments the protection provided by write protect. Upon unlocking the part for the required operation, an internal address pointer is reset allowing a series of MFR_EE_DATA reads or writes to sequentially transfer data, similar to a block read or block write. The MFR_EE_UNLOCK command can clear or set PEC mode based on the desired level of error protection. An MFR_EE_UNLOCK sequence consists of writing two or three unlock codes as described below. The following table documents the allowed sequences. Writing a non-supported sequence locks the part. Reading MFR_EE_UNLOCK returns the last byte written or zero if the part is locked.

MFR EE UNLOCK Data Contents

BIT(S)	SYMBOL	OPERATION
b[7:0] Mfr_ee_unlock[7:0]		To unlock user EEPROM space for Mfr_ee_erase and Mfr_ee_data read or write operations with PEC allowed: Write 0x2b followed by 0xd4.
		To unlock user EEPROM space for Mfr_ee_erase and Mfr_ee_data read or write operations with PEC required: Write 0x2b followed by 0xd5.
		To unlock user and manufacturer EEPROM space for Mfr_ee_data read only operations with PEC allowed: Write 0x2b, followed by 0x91 followed by 0xe4.
		To unlock user and manufacturer EEPROM space for Mfr_ee_data read only operations with PEC required: Write 0x2b, followed by 0x91 followed by 0xe5.

MFR EE ERASE

The MFR_EE_ERASE command is used to erase the entire contents of the user EEPROM space and configures this space to accept new program data. Writing values other than 0x2B will lock the part. Reads return the last value written.

MFR_EE_ERASE Data contents

BIT(S)	SYMBOL	OPERATION		
b[7:0]	Mfr_ee_erase[7:0]	To erase the user EEPROM space and configure to accept new data:		
		1) Use the appropriate Mfr_ee_unlock sequence to configure for Mfr_ee_erase commands with or without PEC.		
		2) Write 0x2B to Mfr_ee_erase.		
		The part will indicate it is busy erasing the EEPROM by the mechanism detailed below.		

MFR EE DATA

The MFR_EE_DATA command allows the user to transfer data directly to or from the EEPROM without affecting RAM space.

To read the user EEPROM space issue the appropriate Mfr_ee_unlock command and perform Mfr_ee_data reads until the EEPROM has been completely read. Extra reads will lock the part and return zero. The first read returns the 16-bit EEPROM packing revision ID that is stored in ROM. The second read returns the number of 16-bit words available; this is the number of reads or writes to access all memory locations. Subsequent reads return EEPROM data starting with the lowest address.

To write to the user EEPROM space issue, the appropriate Mfr_ee_unlock and Mfr_ee_erase commands followed by successive Mfr_ee_data word writes until the EEPROM is full. Extra writes will lock the part. The first write is to the lowest address.

Mfr ee data reads and writes must not be mixed.

Rev. F

MFR EE DATA Data Contents

BIT(S)	SYMBOL	OPERATION			
b[15:0]	Mfr_ee_data[15:0]	To read user space			
		1) Use the appropriate Mfr_ee_unlock sequence to configure for Mfr_ee_data commands with or without PEC.			
		2) Read Mfr_ee_data[0] = PackingId (MFR Specific ID).			
		3) Read Mfr_ee_data[1] = NumberOfUserWords (total number of 16-bit word available).			
		4) Read Mfr_ee_data[2] through Mfr_ee_data[NumberOfUserWords+1] (User EEPROM data contents)			
		To write user space			
		1) Initialize the user memory using the sequence described for the MFR_EE_ERASE command.			
		2) Use the appropriate Mfr_ee_unlock sequence to configure for Mfr_ee_data commands with or without PEC.			
		3) Write Mfr_ee_data[0] through Mfr_ee_data[NumberOfUserWords-1] (User EEPROM data content to be written)			
		The part will indicate it is busy erasing the EEPROM by the mechanism detailed below.			

Response When Part Is Busy

The part will indicate it is busy accessing the EEPROM by:

- 1) Asserting low the Mfr_common_busyb of the MFR_COMMON register. This byte can always be read and will never NACK a byte read request even if the part is busy.
- 2) NACKing commands other than MFR_COMMON.
- 3) Asserting ALERTB low if any commands other than MFR_COMMON are issued.

MFR_EE Erase and Write Programming Time

The program time per word is typically 0.17ms and will require spacing the I²C/SMBus writes at greater than 0.17ms to guarantee the write has completed. The Mfr_ee_erase command takes approximately 400ms. We recommend using MFR_COMMON for handshaking.

FAULT LOG OPERATION

A conceptual diagram of the fault log is shown in Figure 14. The fault log provides black box capability to the LTC2977. During normal operation the contents of the status registers, the output voltage readings, temperature readings as well as peak and min values of these quantities are stored in a continuously updated buffer in RAM. You can think of the operation as being similar to a strip chart recorder. When a fault occurs, the contents are written into EEPROM for nonvolatile storage. The EEPROM fault log is then locked. The part can be powered down with the fault log available for reading at a later time.

MFR FAULT LOG STORE

This command allows the user to transfer data from the RAM buffer to EEPROM.

MFR FAULT LOG RESTORE

This command allows the user to transfer a copy of the fault-log data from the EEPROM to the RAM buffer. After a restore the RAM buffer is locked until a successful MFR_FAULT_LOG read or MFR_FAULT_LOG_CLEAR.

MFR_FAULT_LOG_CLEAR

This command initializes the EEPROM block reserved for fault logging. Any previous fault log stored in EEPROM will be erased by this operation and logging of the fault log RAM to EEPROM will be enabled.

MFR FAULT LOG STATUS

Read only. This register is used to manage fault log events.

Mfr_fault_log_status_eeprom is set after a MFR_FAULT_LOG_STORE command or a faulted-off event triggers a transfer of the fault log from RAM to EEPROM. This bit is cleared by a MFR_FAULT_LOG_CLEAR command.

Mfr_fault_log_status_ram is set after a MFR_FAULT_LOG_RESTORE to indicate that the data in the RAM has been restored from EEPROM and not yet read using a MFR_FAULT_LOG command. This bit is cleared by a successful execution of an MFR_FAULT_LOG command, or by a successful execution of an MFR_FAULT_LOG_CLEAR command.

MFR_FAULT_LOG_STATUS Data Contents

BIT(S)	SYMBOL	OPERATION
b[1]	Mfr_fault_log_status_ram	Fault log RAM status:
		0: The fault log RAM allows updates.
		1: The fault log RAM is locked until the next MFR_FAULT_LOG read.
b[0]	Mfr_fault_log_status_eeprom	Fault log EEPROM status:
		0: The transfer of the fault log RAM to the EEPROM is enabled.
		1: The transfer of the fault log RAM to the EEPROM is inhibited.




Figure 14. Fault Log Conceptual Diagram

MFR FAULT LOG

Read only. This 2040-bit (255 byte) data block contains a copy of the RAM buffer fault log. The RAM buffer is continuously updated after each ADC conversion as long as Mfr_fault_log_status_ram is clear.

With Mfr_config_all_fault_log_enable = 1 and Mfr_fault_log_status_eeprom = 0, the RAM buffer is transferred to EEPROM whenever an LTC2977 fault causes a channel to latch off or a MFR_FAULT_LOG_STORE command is received. This transfer is delayed until the ADC has updated its READ values for all channels when Mfr_config_all_fast_fault_log is clear, otherwise it happens within 24ms. This optional delay can be used to ensure that the slower, ADC monitored, values are all updated for the case where a fast supervisor detected fault initiates the transfer to EEPROM.

Mfr_fault_log_status_eeprom is set high after the RAM buffer is transferred to EEPROM and not cleared until a MFR_FAULT_LOG_CLEAR is received, even if the LTC2977 is reset or powered down. Fault log EEPROM transfers are not initiated as a result of Status_mfr_discharge events.

During a MFR_FAULT_LOG read, data is returned as defined by the following table. The fault log data is partitioned into two sections. The first section is referred to as the preamble and contains the Position-last pointer, time information and peak and minimum values. The second section contains a chronological record of telemetry and requires Position-last for proper interpretation. The fault log stores approximately 0.5 seconds of telemetry. To prevent timeouts during block reads, it is recommended that Mfr config all longer pmbus timeout be set to 1.

Table 4. Data Block Contents

DATA	BYTE*	DESCRIPTION
Position_last[7:0]	0	Position of fault log pointer when fault occurred.
Cyclic_data_valid_count[7:0]	1	Number of valid bytes of cyclic data. 0xFF indicates all cyclic data is valid.
SharedTime[7:0]	2	41-bit share-clock counter
SharedTime[15:8]	3	value when fault occurred.
SharedTime[23:16]	4	Counter LSB is in 200µs increments. This counter is
SharedTime[31:24]	5	cleared at power-up or after the
SharedTime[39:32]	6	LTC2977 is reset
SharedTime[40]	7	
Mfr_vout_peak0[7:0]	8	
Mfr_vout_peak0[15:8]	9	
Mfr_vout_min0[7:0]	10	
Mfr_vout_min0[15:8]	11	
Mfr_vout_peak1[7:0]	12	
Mfr_vout_peak1[15:8]	13	
Mfr_vout_min1[7:0]	14	
Mfr_vout_min1[15:8]	15	
Mfr_vin_peak[7:0]	16	
Mfr_vin_peak[15:8]	17	
Mfr_vin_min[7:0]	18	
Mfr_vin_min[15:8]	19	
Mfr_vout_peak2[7:0]	20	
Mfr_vout_peak2[15:8]	21	
Mfr_vout_min2[7:0]	22	
Mfr_vout_min2[15:8]	23	
Mfr_vout_peak3[7:0]	24	
Mfr_vout_peak3[15:8]	25	
Mfr_vout_min3[7:0]	26	
Mfr_vout_min3[15:8]	27	
Mfr_temp_peak[7:0]	28	
Mfr_temp_peak[15:8]	29	
Mfr_temp_min[7:0]	30	
Mfr_ temp_min[15:8]	31	
Mfr_vout_peak4[7:0]	32	
Mfr_vout_peak4[15:8]	33	
Mfr_vout_min4[7:0]	34	
Mfr_vout_min4[15:8]	35	
Mfr_vout_peak5[7:0]	36	
Mfr_vout_peak5[15:8]	37	
Mfr_vout_min5[7:0]	38	
Mfr_vout_min5[15:8]	39	

Table 4. Data Block Contents

DATA	BYTE*	DESCRIPTION
Mfr_vout_peak6[7:0]	40	DEGUM HON
Mfr_vout_peak6[15:8]	41	
Mfr_vout_min6[7:0]	42	
Mfr_vout_min6[15:8]	43	
Mfr_vout_peak7[7:0]	44	
Mfr_vout_peak7[15:8]	45	
Mfr_vout_min7[7:0]	46	
Mfr_vout_min7[15:8]	47	
Status_vout0	48	
Status_mfr0	49	
 Mfr_status_2_0[7:0]	50	Reserved bits[15:8] not stored
Status_vout1	51	. ,
Status_mfr1	52	
Mfr_status_2_1[7:0]	53	
Status_vout2	54	
Status_mfr2	55	
Mfr_status_2_2[7:0]	56	
Status_vout3	57	
Status_mfr3	58	
Mfr_status_2_3[7:0]	59	
Status_vout4	60	
Status_mfr4	61	
Mfr_status_2_4[7:0]	62	
Status_vout5	63	
Status_mfr5	64	
Mfr_status_2_5[7:0]	65	
Status_vout6	66	
Status_mfr6	67	
Mfr_status_2_6[7:0]	68	
Status_vout7	69	
Status_mfr7	70	
Mfr_status_2_7[7:0]	71	
-		72 bytes for preamble
Fault_log [Position_last]	72	Start of cyclic data
Fault_log	73	
<u>·</u>		
·		
·		
Fault_log	237	Last Valid Byte
Reserved	238-254	

Number of cyclic data loops: (238-72)/46 = 3.6

^{*}Note: PMBus data byte numbers start at 1 rather than 0. Position_last is the first byte returned after BYTE COUNT = 0xFF. See block read protocol.

The data returned between bytes 72 and 237 of the previous table is interpreted using Position_last and the following table. The key to identifying byte 72 is to locate the DATA corresponding to POSITION = Position_last in the next table. Subsequent bytes are identified by decrementing the value of POSITION. For example: If Position_last = 11 then the first data returned in byte position 72 of a block read is Read_vin[15:8] followed by Read_vin[7:0] followed by Mfr_status_2 of page 1. See Table 5.

Table 5. Interpreting Cyclical Loop

Table 5. Interpreting Cyclical Loop			
POSITION	DATA		
0	Read_vout0[7:0]		
1	Read_vout0[15:8]		
2	Status_vout0		
3	Status_mfr0		
4	Mfr_status_2_0[7:0]		
5	Read_vout1[7:0]		
6	Read_vout1[15:8]		
7	Status_vout1		
8	Status_mfr1		
9	Mfr_status_2_1[7:0]		
10	Read_vin[7:0]		
11	Read_vin[15:8]		
12	Status_vin		
13	Read_vout2[7:0]		
14	Read_vout2[15:8]		
15	Status_vout2		
16	Status_mfr2		
17	Mfr_status_2_2[7:0]		
18	Read_vout3[7:0]		
19	Read_vout3[15:8]		
20	Status_vout3		
21	Status_mfr3		
22	Mfr_status_2_3[7:0]		
23	Read_temperature_1[7:0]		
24	Read_temperature_1[15:8]		
25	Status_temp		
26	Read_vout4[7:0]		
27	Read_vout4[15:8]		
28	Status_vout4		
29	Status_mfr4		
30	Mfr_status_2_4[7:0]		
31	Read_vout5[7:0]		
32	Read_vout5[15:8]		
33	Status_vout5		

Table 5. Interpreting Cyclical Loop

POSITION	DATA
34	Status_mfr5
35	Mfr_status_2_5[7:0]
36	Read_vout6[7:0]
37	Read_vout6[15:8]
38	Status_vout6
39	Status_mfr6
40	Mfr_status_2_6[7:0]
41	Read_vout7[7:0]
42	Read_vout7[15:8]
43	Status_vout7
44	Status_mfr7
45	Mfr_status_2_7[7:0]
	Total Bytes = 46

The following table fully decodes a sample fault log read to help clarify the cyclical nature of the operation.

MFR FAULT LOG DATA BLOCK CONTENTS

PREAMBLE INFORMATION BYTE BYTE NUMBER NUMBER DATA **DESCRIPTION DECIMAL** HEX Position_last[7:0] = 11 00 Position of Fault-Log Pointer When Fault Occurred. 1 01 Cyclic_data_valid_ Final 6 Bytes Of count[7:0] = 160Cyclic Data Not Valid 2 02 SharedTime[7:0] 41-Bit Share-**Clock Counter** 3 03 SharedTime[15:8] Value When Fault 04 SharedTime[23:16] 4 Occurred. Counter LSB Is in 200µs 5 05 SharedTime[31:24] Increments. 6 06 SharedTime[39:32] 7 07 SharedTime[40] 8 08 Mfr_vout_peak0[7:0] Mfr_vout_peak0[15:8] 9 09 10 0A Mfr_vout_min0[7:0] 11 0B Mfr_vout_min0[15:8] 0CMfr_vout_peak1[7:0] 12 13 0D Mfr_vout_peak1[15:8] 14 0E Mfr_vout_min1[7:0] 0F 15 Mfr_vout_min1[15:8]

BYTE Number Decimal	BYTE Number Hex		DATA	DESCRIPTION
16	10	N	Vlfr_vin_peak[7:0]	
17	11	N	Vlfr_vin_peak[15:8]	
18	12	N	Vlfr_vin_min[7:0]	
19	13	N	Vlfr_vin_min[15:8]	
20	14	N	Vlfr_vout_peak2[7:0]	
21	15	N	Mfr_vout_peak2[15:8]	
22	16	N	Vlfr_vout_min2[7:0]	
23	17	N	Vlfr_vout_min2[15:8]	
24	18	N	Vlfr_vout_peak3[7:0]	
25	19	N	Vlfr_vout_peak3[15:8]	
26	1A	N	Vlfr_vout_min3[7:0]	
27	1B	N	Vlfr_vout_min3[15:8]	
28	1C	N	Vlfr_temp_peak[7:0]	
29	1D	N	Vlfr_temp_peak[15:8]	
30	1E	N	Mfr_ temp_min[7:0]	
31	1F	N	Vlfr_temp_min[15:8]	
32	20	N	Vlfr_vout_peak4[7:0]	
33	21	N	Vlfr_vout_peak4[15:8]	
34	22	N	Vlfr_vout_min4[7:0]	
35	23	N	Mfr_vout_min4[15:8]	
36	24	N	Vlfr_vout_peak5[7:0]	
37	25	N	Mfr_vout_peak5[15:8]	
38	26	N	Mfr_vout_min5[7:0]	
39	27	N	Mfr_vout_min5[15:8]	
40	28	N	Mfr_vout_peak6[7:0]	
41	29	N	Mfr_vout_peak6[15:8]	
42	2A	N	Mfr_vout_min6[7:0]	
43	2B	N	Mfr_vout_min6[15:8]	
44	2C	N	Mfr_vout_peak7[7:0]	
45	2D	N	Mfr_vout_peak7[15:8]	
46	2E	1	Mfr_vout_min7[7:0]	
47	2F	N	Mfr_vout_min7[15:8]	
48	30	5	Status_vout0	
49	31	5	Status_mfr0	
50	32	N	Mfr_status_2_0[7:0]	
51	33		Status_vout1	

BYTE NUMBER DECIMAL	BYTE NUMBER HEX	DATA	DESCRIPTION
52	34	Status_mfr1	
53	35	Mfr_status_2_1[7:0]	
54	36	Status_vout2	
55	37	Status_mfr2	
56	38	Mfr_status_2_2[7:0]	
57	39	Status_vout3	
58	3A	Status_mfr3	
59	3B	Mfr_status_2_3[7:0]	
60	3C	Status_vout4	
61	3D	Status_mfr4	
62	3E	Mfr_status_2_4[7:0]	
63	3F	Status_vout5	
64	40	Status_mfr5	
65	41	Mfr_status_2_5[7:0]	
66	42	Status_vout6	
67	43	Status_mfr6	
68	44	Mfr_status_2_6[7:0]	
69	45	Status_vout7	
70	46	Status_mfr7	
71	47	Mfr_status_2_7[7:0]	End of Preamble

CYCLICAL DATA LOOPS

BYTE NUMBER DECIMAL	BYTE NUMBER HEX	LOOP Byte Number Decimal	DATA LOOP 0	46 BYTES PER LOOP
72	48	11	Read_vin[15:8]	Position_last
73	49	10	Read_vin[7:0]	
74	4A	9	Mfr_status_2_1[7:0]	
75	4B	8	Status_mfr1	
76	4C	7	Status_vout1	
77	4D	6	Read_vout1[15:8]	
78	4E	5	Read_vout1[7:0]	
79	4F	4	Mfr_status_2_0[7:0]	
80	50	3	Status_mfr0	
81	51	2	Status_vout0	
82	52	1	Read_vout0[15:8]	
83	53	0	Read_vout0[7:0]	

BYTE NUMBER DECIMAL	BYTE NUMBER HEX	LOOP BYTE NUMBER DECIMAL	DATA LOOP 1	46 BYTES PER LOOP
84	54	45	Mfr_status_2_7[7:0]	
85	55	44	Status_mfr7	
86	56	43	Status_vout7	
87	57	42	Read_vout7[15:8]	
88	58	41	Read_vout7[7:0]	
89	59	40	Mfr_status_2_6[7:0]	
90	5A	39	Status_mfr6	
91	5B	38	Status_vout6	
92	5C	37	Read_vout6[15:8]	
93	5D	36	Read_vout6[7:0]	
94	5E	35	Mfr_status_2_5[7:0]	
95	5F	34	Status_mfr5	
96	60	33	Status_vout5	
97	61	32	Read_vout5[15:8]	
98	62	31	Read_vout5[7:0]	
99	63	30	Mfr_status_2_4[7:0]	
100	64	29	Status_mfr4	
101	65	28	Status_vout4	
102	66	27	Read_vout4[15:8]	
103	67	26	Read_vout4[7:0]	
104	68	25	Status_temp	
105	69	24	Read_ temperature_1[15:8]	
106	6A	23	Read_ temperature_1[7:0]	
107	6B	22	Mfr_status_2_3[7:0]	
108	6C	21	Status_mfr3	
109	6D	20	Status_vout3	
110	6E	19	Read_vout3[15:8]	
111	6F	18	Read_vout3[7:0]	
112	70	17	Mfr_status_2_2[7:0]	
113	71	16	Status_mfr2	
114	72	15	Status_vout2	
115	73	14	Read_vout2[15:8]	
116	74	13	Read_vout2[7:0]	
117	75	12	Status_vin	
118	76	11	Read_vin[15:8]	

BYTE Number Decimal	BYTE NUMBER HEX	LOOP Byte Number Decimal	DATA LOOP 1	46 BYTES PER LOOP
119	77	10	Read_vin[7:0]	
120	78	9	Mfr_status_2_1[7:0]	
121	79	8	Status_mfr1	
122	7A	7	Status_vout1	
123	7B	6	Read_vout1[15:8]	
124	7C	5	Read_vout1[7:0]	
125	7D	4	Mfr_status_2_0[7:0]	
126	7E	3	Status_mfr0	
127	7F	2	Status_vout0	
128	80	1	Read_vout0[15:8]	
129	81	0	Read_vout0[7:0]	

BYTE Number Decimal	BYTE NUMBER HEX	LOOP Byte Number Decimal	DATA LOOP 2	46 BYTES PER LOOP
130	82	45	Mfr_status_2_7[7:0]	
131	83	44	Status_mfr7	
132	84	43	Status_vout7	
133	85	42	Read_vout7[15:8]	
134	86	41	Read_vout7[7:0]	
135	87	40	Mfr_status_2_6[7:0]	
136	88	39	Status_mfr6	
137	89	38	Status_vout6	
138	8A	37	Read_vout6[15:8]	
139	8B	36	Read_vout6[7:0]	
140	8C	35	Mfr_status_2_5[7:0]	
141	8D	34	Status_mfr5	
142	8E	33	Status_vout5	
143	8F	32	Read_vout5[15:8]	
144	90	31	Read_vout5[7:0]	
145	91	30	Mfr_status_2_4[7:0]	
146	92	29	Status_mfr4	
147	93	28	Status_vout4	
148	94	27	Read_vout4[15:8]	
149	95	26	Read_vout4[7:0]	
150	96	25	Status_temp	

BYTE NUMBER DECIMAL	BYTE NUMBER HEX	LOOP Byte Number Decimal	DATA LOOP 2	46 BYTES PER LOOP
151	97	24	Read_ temperature_1[15:8]	
152	98	23	Read_ temperature_1[7:0]	
153	99	22	Mfr_status_2_3[7:0]	
154	9A	21	Status_mfr3	
155	9B	20	Status_vout3	
156	9C	19	Read_vout3[15:8]	
157	9D	18	Read_vout3[7:0]	
158	9E	17	Mfr_status_2_2[7:0]	
159	9F	16	Status_mfr2	
160	A0	15	Status_vout2	
161	A1	14	Read_vout2[15:8]	
162	A2	13	Read_vout2[7:0]	
163	A3	12	Status_vin	
164	A4	11	Read_vin[15:8]	
165	A5	10	Read_vin[7:0]	
166	A6	9	Mfr_status_2_1[7:0]	
167	A7	8	Status_mfr1	
168	A8	7	Status_vout1	
169	A9	6	Read_vout1[15:8]	
170	AA	5	Read_vout1[7:0]	
171	AB	4	Mfr_status_2_0[7:0]	
172	AC	3	Status_mfr0	
173	AD	2	Status_vout0	
174	AE	1	Read_vout0[15:8]	
175	AF	0	Read_vout0[7:0]	

BYTE Number Decimal	BYTE NUMBER HEX	LOOP Byte Number Decimal	DATA LOOP 3	46 BYTES PER LOOP
176	В0	45	Mfr_status_2_7[7:0]	
177	B1	44	Status_mfr7	
178	B2	43	Status_vout7	
179	В3	42	Read_vout7[15:8]	
180	B4	41	Read_vout7[7:0]	
181	B5	40	Mfr_status_2_6[7:0]	

BYTE NUMBER DECIMAL	BYTE Number Hex	LOOP BYTE NUMBER DECIMAL	DATA LOOP 3	46 BYTES PER LOOP
182	B6	39	Status_mfr6	
183	B7	38	Status_vout6	
184	B8	37	Read_vout6[15:8]	
185	В9	36	Read_vout6[7:0]	
186	BA	35	Mfr_status_2_5[7:0]	
187	BB	34	Status_mfr5	
188	BC	33	Status_vout5	
189	BD	32	Read_vout5[15:8]	
190	BE	31	Read_vout5[7:0]	
191	BF	30	Mfr_status_2_4[7:0]	
192	C0	29	Status_mfr4	
193	C1	28	Status_vout4	
194	C2	27	Read_vout4[15:8]	
195	C3	26	Read_vout4[7:0]	
196	C4	25	Status_temp	
197	C5	24	Read_ temperature_1[15:8]	
198	C6	23	Read_ temperature_1[7:0]	
199	C7	22	Mfr_status_2_3[7:0]	
200	C8	21	Status_mfr3	
201	C9	20	Status_vout3	
202	CA	19	Read_vout3[15:8]	
203	СВ	18	Read_vout3[7:0]	
204	CC	17	Mfr_status_2_2[7:0]	
205	CD	16	Status_mfr2	
206	CE	15	Status_vout2	
207	CF	14	Read_vout2[15:8]	
208	D0	13	Read_vout2[7:0]	
209	D1	12	Status_vin	
210	D2	11	Read_vin[15:8]	
211	D3	10	Read_vin[7:0]	
212	D4	9	Mfr_status_2_1[7:0]	
213	D5	8	Status_mfr1	
214	D6	7	Status_vout1	
215	D7	6	Read_vout1[15:8]	
216	D8	5	Read_vout1[7:0]	

PMBus COMMAND DESCRIPTION

BYTE Number Decimal	BYTE NUMBER HEX	LOOP Byte Number Decimal	DATA LOOP 3	46 BYTES PER LOOP
217	D9	4	Mfr_status_2_0[7:0]	
218	DA	3	Status_mfr0	
219	DB	2	Status_vout0	
220	DC	1	Read_vout0[15:8]	
221	DD	0	Read_vout0[7:0]	

BYTE NUMBER DECIMAL	BYTE NUMBER HEX	LOOP Byte Number Decimal	DATA LOOP 4	46 BYTES PER LOOP	
222	DE	45	Mfr_status_2_7[7:0]		
223	DF	44	Status_mfr7		
224	E0	43	Status_vout7		
225	E1	42	Read_vout7[15:8]		
226	E2	41	Read_vout7[7:0]		
227	E3	40	Mfr_status_2_6[7:0]		
228	E4	39	Status_mfr6		
229	E5	38	Status_vout6		
230	E6	37	Read_vout6[15:8]		
231	E7	36	Read_vout6[7:0]		
232	E8	35	Mfr_status_2_5[7:0]	Invalid data	
233	E9	34	Status_mfr5	Invalid data	
234	EA	33	Status_vout5	Invalid data	
235	EB	32	Read_vout5[15:8]	Invalid data	
236	EC	31	Read_vout5[7:0]	Invalid data	
237	ED	30	Mfr_status_2_4[7:0]	Invalid data	

	RESERVED BYTES					
238	EE	0x00	Bytes EE - FE Return 0x00 But Must Be Read			
239	EF	0x00				
240	F0	0x00				
241	F1	0x00				
242	F2	0x00				
243	F3	0x00				
244	F4	0x00				
245	F5	0x00				
246	F6	0x00				
247	F7	0x00				
248	F8	0x00				
249	F9	0x00				
250	FA	0x00				
251	FB	0x00				
252	FC	0x00				
253	FD	0x00				
254	FE	0x00				
			Use One Block Read Command to Read 255 Bytes Total, from 0x00 to 0xFE			

OVERVIEW

The LTC2977 is a power management IC that is capable of sequencing, margining, trimming, supervising output voltage for OV/UV conditions, providing fault management, and voltage readback for eight DC/DC converters. Input voltage and LTC2977 junction temperature readback are also available. Odd numbered channels can be configured to read back sense resistor voltages to provide current measurements for those channels. Analog Devices Power System Managers can coordinate operation among multiple devices using common SHARE_CLK, FAULTB and CONTROL pins. The LTC2977 utilizes a PMBus compliant interface and command set.

POWERING THE LTC2977

The LTC2977 can be powered two ways. The first method requires that a voltage between 4.5V and 15V be applied to the V_{PWR} pin. See Figure 15. An internal linear regulator converts V_{PWR} down to 3.3V which drives all of the internal circuitry of the LTC2977.




Figure 15. Powering LT2977 Directly from an Intermediate Bus




Figure 16. Powering LTC2977 from External 3.3V Supply

Alternatively, power from an external 3.3V supply may be applied directly to the V_{DD33} pins 16 and 17 using a voltage between 3.13V and 3.47V. Tie V_{PWR} to V_{DD33} pins. See Figure 16. All functionality is available when using this alternate power method. The higher voltages needed for the $V_{OUT_EN[3:0]}$ pins and bias for the V_{SENSE} pins are charge-pumped from V_{DD33} .

SETTING COMMAND REGISTER VALUES

The command register settings described herein are intended as a reference and for the purpose of understanding the registers in a software development environment. In actual practice, the LTC2977 can be completely configured for standalone operation with the LTC USB to I²C/SMBus/PMBus controller (DC1613) and software GUI using intuitive menu driven objects.

SEQUENCE, SERVO, MARGIN AND RESTART OPERATIONS

Command Units On or Off

Three control parameters determine how a particular channel is turned on and off. The CONTROL pins, the OPERATION command and the value of the input voltage measured at the V_{IN_SNS} pin (V_{IN}) . In all cases, V_{IN} must exceed VIN_ON in order to enable the device to respond to the CONTROL pin or OPERATION command. When V_{IN} drops below VIN_OFF an immediate OFF or sequence off after TOFF_DELAY of all channels will result (See Mfr_config_chan_mode). Refer to the Operation section in the data sheet for a detailed description of the ON_OFF_CONFIG command.

Some examples of typical ON/OFF configurations are:

- 1. A DC/DC converter may be configured to turn on anytime V_{IN} exceeds VIN_ON.
- 2. A DC/DC converter may be configured to turn on only when it receives an OPERATION command.
- 3. A DC/DC converter may be configured to turn on only via the CONTROL pin.
- 4. A DC/DC converter may be configured to turn on only when it receives an OPERATION command and the CONTROL pin is asserted.

On Sequencing

The TON DELAY command sets the amount of time that a channel will wait following the start of an ON sequence before its V_{OLIT} FN pin will enable a DC/DC converter. Once the DC/DC converter has been enabled, the TON_RISE value determines the time at which the device soft-connects the DAC and servos the DC/DC converter output to the VOUT COMMAND value. The TON MAX FAULT LIMIT value determines the time at which the device checks for an undervoltage condition. If a TON_MAX_FAULT occurs, the channel can be configured to disable the DC/ DC converter and propagate the fault to other channels using the bidirectional FAULTB pins. Note that overvoltage faults are checked against the VOUT_OV_FAULT_LIMIT at all times the device is powered up and not in a reset state nor margining while ignoring OVs. Figure 17 shows a typical on-sequence using the CONTROL pin.

On State Operation

Once a channel has reached the ON state, the OPERATION command can be used to command the DC/DC converter's output to margin high, margin low, or return to a nominal output voltage indicated by VOUT_COMMAND. The user also has the option of configuring a channel to continuously trim the output of the DC/DC converter to the VOUT_COMMAND voltage, or the channel's V_{DACPn} output can be placed in a high impedance state thus allowing the DC/DC converter output voltage to go to its nominal value, $V_{DCn(NOM)}$. Refer to the MFR_CONFIG_LTC2977 command for details on how to configure the output voltage servo.




Figure 17. Typical On Sequence Using Control Pin

Servo Modes

The ADC, DAC and internal processor comprise a digital servo loop that can be configured to operate in several useful modes. The servo target refers to the desired output voltage.

Continuous/noncontinuous trim mode. MFR_CONFIG_LTC2977 b[7]. In continuous trim mode, the servo will update the DAC in a closed loop fashion each time it takes a V_{OUT} reading. The update rate is determined by the time it takes to step through the ADC MUX which is no more than $t_{UPDATE_ADC}.$ See Electrical Characteristics Table Note 5. In noncontinuous trim mode, the servo will drive the DAC until the ADC measures the output voltage desired and then stop updating the DAC.

As part of continuous/noncontinuous trim mode, fast servo mode can be used to speed up large output transitions, such as margin commands, or ON events. To use, set Mfr_config_fast_servo_off=0. When enabled, fast servo is started by a change to the target voltage or a new soft-connect. The DAC is ramped one Isb every ts_vDACP period until it is near the new target voltage, at which point slow servo mode is entered to avoid overshoot.

Noncontinuous servo on warn mode. MFR_CONFIG_LTC2977 b[7] = 0, b[6] = 1. When in noncontinuous mode, the LTC2977 will retrim (reservo) the output if the output drifts beyond the OV or UV warn limits.

DAC Modes

The DACs that drive the V_{DACn} pins can operate in several useful modes. See MFR_CONFIG_LTC2977.

- Soft-connect. Using the LTC patented soft-connect feature, the DAC output is driven to within 1 LSB of the voltage at the DC/DC's feedback node before connecting, to avoid introducing transients on the output. This mode is used when servoing the output voltage. During start-up, the LTC2977 waits until TON_RISE has expired before connecting the DAC. This is the most common operating mode.
- Disconnected. DAC output is high Z.

- DAC manual with soft-connect. Non servo mode. The DAC soft-connects to the feedback node. Soft-connect drives the DAC code to match the voltage at the feedback node. After connection, the DAC is moved by writing DAC codes to the MFR_DAC register.
- DAC manual with hard-connect. Non servo mode. The DAC hard-connects to the feedback node using the current value in MFR_DAC. After connection, the DAC is moved by writing DAC codes to the MFR_DAC register.

Margining

The LTC2977 margins and trims the output of a DC/DC converter by forcing a voltage across an external resistor connected between the DAC output and the feedback node or the trim pin. Preset limits for margining are stored in the VOUT_MARGIN_HIGH/LOW registers. Margining is actuated by writing the appropriate bits to the OPERATION register.

Margining requires the DAC to be connected. Margin requests that occur when the DAC is disconnected will be ignored.

Off Sequencing

An off sequence is initiated using the CONTROL pin or the OPERATION command. The TOFF_DELAY value determines the amount of time that elapses from the beginning of the off sequence until each channel's V_{OUT_EN} pin is pulled low, thus disabling its DC/DC converter.

V_{OUT} Off Threshold Voltage

The MFR_VOUT_DISCHARGE_THRESHOLD command register allows the user to specify the OFF threshold that the output voltage must decay below before the channel can enter/re-enter the ON state. The OFF threshold voltage is specified by multiplying MFR_VOUT_DISCHARGE_THRESHOLD and VOUT_COMMAND. In the event that an output voltage has not decayed below its OFF threshold before attempting to enter the ON state, the channel will continue to be held off, the appropriate bit is set in the STATUS_MFR_SPECIFIC register, and the ALERTB pin will be asserted low. When the output voltage has decayed below its OFF threshold, the channel can enter the ON state.

Automatic Restart Via MFR_RESTART_DELAY Command and CONTROLN Pin

An automatic restart sequence can be initiated by driving the CONTROL pin to the off state for >10µs then releasing it. The automatic restart disables all V_{OUT_EN} pins that are mapped to a particular CONTROL pin for a time period = MFR_RESTART_DELAY and then starts all DC-DC Converters according to their respective TON_DELAYs. (See Figure 18). V_{OUT_ENn} pins are mapped to one of the CONTROL pins by the MFR_CONFIG_LTC2977 command. This feature allows a host that is about to reset to restart the power in a controlled manner after it has recovered.




Figure 18. Off Sequence with Automatic Restart

FAULT MANAGEMENT

Output Overvoltage and Undervoltage Faults

The high speed voltage supervisor OV and UV fault thresholds are configured using the VOUT OV FAULT LIMIT and VOUT_UV_FAULT_LIMIT commands, respectively. The VOUT OV FAULT RESPONSE and VOUT UV FAULT RESPONSE commands determine the responses to OV/UV faults. Fault responses can range from disabling the DC/DC converter immediately, waiting to see if the fault condition persists for some interval before disabling the DC/DC converter, or allowing the DC/DC converter to continue operating in spite of the fault. If a DC/DC converter is disabled, the LTC2977 can be configured to retry one to six times, retry continuously without limitation, or latch-off. The retry interval is specified using the MFR_RETRY_DELAY command. Latched faults are reset by toggling the CONTROL pin, using the OPERATION command, or removing and reapplying the bias voltage to the V_{IN SNS} pin. All fault and warning conditions result in

the ALERTB pin being asserted low and the corresponding bits being set in the status registers. The CLEAR_FAULTS command resets the contents of the status registers and deasserts the ALERTB output.

Output Overvoltage and Undervoltage Warnings

OV and UV warning threshold voltages are processed by the LTC2977's ADC. These thresholds are set by the VOUT_OV_WARN_LIMIT and VOUT_UV_WARN_LIMIT commands respectively. If a warning occurs, the corresponding bits are set in the status registers and the ALERTB output is asserted low. Note that a warning will never cause a V_{OUT} EN output pin to disable a DC/DC converter.

Configuring the V_{IN} EN Output

The V_{IN_EN} output may be used to disable the intermediate bus voltage in the event of an output OV or UV fault. Use the MFR_VINEN_OV_FAULT_RESPONSE and MFR_VINEN_UV_FAULT_RESPONSE registers to configure the V_{IN_EN} pin to assert low in response to VOUT_OV/UV fault conditions. The V_{IN_EN} output will stop pulling

low when the LTC2977 is commanded to re-enter the ON state following a faulted-off condition.

A charge-pumped $5\mu A$ pull-up to 12V is also available on the V_{IN_EN} output. Refer to the MFR_CONFIG_ALL_LTC2977 register description in the PMBus Command Description section for more information.

Figure 19 shows an application circuit where the V_{IN_EN} output is used to trigger an SCR crowbar on the intermediate bus in order to protect the DC/DC converter's load from a catastrophic fault such as a stuck top gate. The stuck top gate causes an OV fault, which in turn causes the LTC2977 to pull V_{IN_EN} low, thus deasserting the ON input to the LTC4210 hot-swap controller, which opens the switch Q1 that supplies the DC/DC converter input. In addition, when V_{IN_EN} goes low it forces the S4010DS3 SCR device into the on-state via the 2N2907 PNP, thus quickly dropping the voltage on the V_{IN} input to the DC/DC converter, preventing the stuck top gate from damaging components supplied by this converter. Note that the V_{PWR} input to the LTC2977 bypasses switch Q1, keeping the LTC2977 fully powered throughout the above sequence.




Figure 19. LTC2977 Application Circuit with Crowbar Protection on Intermediate Bus




Figure 20. Channel Fault Management Block Diagram

Multichannel Fault Management

Multichannel fault management is handled using the bidirectional FAULTBzn pins. The "z" designates the fault zone which is either 0 or 1. There are two fault zones in the LTC2977. Each zone contains 4-channels. Figure 20 illustrates the connections between channels and the FAULTBzn pins.

- The MFR_FAULTBz0_PROPAGATE command acts like a programmable switch that allows faulted-off conditions from a particular channel (PAGE) to propagate to either FAULTBzn output in that channel's zone. The MFR_FAULTBzn_RESPONSE command controls similar switches on the inputs to each channel that allow any channel to shut down in response to any combination of the FAULTBzn pins within a zone. Channels responding to a FAULTBzn pin pulling low will attempt a new start sequence when the FAULTBzn pin in question is released by the faulted channel.
- To establish dependencies across fault zones, tie the fault pins together, e.g., FAULTB01 to FAULTB10. Any channel can depend on any other. To disable all channels in response to any channel faulting off, short all the FAULTBzn pins together, and set MFR_FAULTBzn_ PROPAGATE = 0x01 and MFR_FAULTBzn_RESPONSE = 0x0F for all channels.

 A FAULTBzn pin can also be asserted low by an external driver in order to initiate an off-sequence after a 10µs deglitch delay.

INTERCONNECT BETWEEN MULTIPLE LTC2977'S

Figure 21 shows how to interconnect the pins in a typical multi-LTC2977 array.

- All V_{IN_SNS} lines should be tied together in a star type connection at the point where V_{IN} is to be sensed. This will minimize timing errors for the case where the ON_OFF_CONFIG is configured to start the LTC2977 based on V_{IN} and ignore the CONTROL line and the OPERATION command. In multi-part applications that are sensitive to timing differences, it is recommended that the Vin_share_enable bit of the MFR_CONFIG_ALL_LTC2977 register be set high in order to allow SHARE_CLK to synchronize on/off sequencing in response to the VIN_ON and VIN_OFF thresholds.
- Connecting all V_{IN_EN} lines together will allow selected faults on any DC/DC converter's output in the array to shut off a common input switch.
- ALERTB is typically one line in an array of PMBus converters. The LTC2977 allows a rich combination of faults and warnings to be propagated to the ALERTB pin.




Figure 21. Typical Connections Between Multiple LTC2977s

- WDI/RESETB can be used to put the LTC2977 in the power-on reset state. Pull WDI/RESETB low for at least t_{RESETB} to enter this state.
- The FAULTBzn lines can be connected together to create fault dependencies. Figure 21 shows a configuration where a fault on any FAULTBzn will pull all others low. This is useful for arrays where it is desired to abort a start-up sequence in the event any channel does not come up (see Figure 22).
- PWRGD reflects the status of the outputs that are mapped to it by the MFR_PWRGD_EN command.
 Figure 21 shows all the PWRGD pins connected together, but any combination may be used.

APPLICATION CIRCUITS

Trimming and Margining DC/DC Converters with External Feedback Resistors

Figure 23 shows a typical application circuit for trimming/margining a power supply with an external feedback network. The $V_{SENSEP0}$ and $V_{SENSEM0}$ differential inputs sense the load voltage directly, and a correction voltage is developed between the V_{DACP0} and V_{DACM0} pins by the closed-loop servo algorithm. V_{DACM0} is Kelvin connected to the point-of-load GND in order to minimize the effects of load induced grounding errors. The V_{DACP0} output is connected to the DC/DC converter's feedback node through resistor R30. For this configuration, set Mfr config dac pol to 0.




Figure 22. Aborted On Sequence Due to Channel 1 Short




Figure 23. Application Circuit for DC/DC Converters with External Feedback Resistors

Four-Step Resistor Selection Procedure for DC/DC Converters with External Feedback Resistors

The following four-step procedure should be used to calculate the resistor values required for the application circuit shown in Figure 23.

1. Assume values for feedback resistor R20 and the nominal DC/DC converter output voltage $V_{DC(NOM)}$, and solve for R10.

 $V_{DC(NOM)}$ is the output voltage of the DC/DC converter when the LTC2977's V_{DACP0} pin is in a high impedance state. R10 is a function of R20, $V_{DC(NOM)}$, the voltage at the feedback node (V_{FB}) when the loop is in regulation, and the feedback node's input current (I_{FB}).

$$R10 = \frac{R20 \bullet V_{FB}}{V_{DC(NOM)} - I_{FB} \bullet R20 - V_{FB}}$$
(1)

2. Solve for the value of R30 that yields the maximum required DC/DC converter output voltage V_{DC(MAX)}.

When V_{DACP0} is at 0V, the output of the DC/DC converter is at its maximum voltage.

$$R30 \le \frac{R20 \cdot V_{FB}}{V_{DC(MAX)} - V_{DC(NOM)}}$$
 (2)

3. Solve for the minimum value of V_{DACP0} that is needed to yield the minimum required DC/DC converter output voltage $V_{DC(MIN)}$.

The DAC has two full-scale settings, 1.38V and 2.65V. In order to select the appropriate full-scale setting, calculate the minimum required $V_{FS\ VDAC}$ output voltage:

$$V_{FS_VDAC} > \left(V_{DC(NOM)} - V_{DC(MIN)}\right) \cdot \frac{R30}{R20} + V_{FB} \qquad (3)$$

 Recalculate the minimum, nominal, and maximum DC/ DC converter output voltages and the resulting margining resolution.

$$V_{DC(NOM)} = V_{FB} \bullet \left(1 + \frac{R20}{R10}\right) + I_{FB} \bullet R20$$
 (4)

$$V_{DC(MIN)} = V_{DC(NOM)} - \frac{R20}{R30} \bullet (V_{FS_VDAC} - V_{FB})$$
 (5)

$$V_{DC(MAX)} = V_{DC(NOM)} + \frac{R20}{R30} \bullet V_{FB}$$
 (6)

$$V_{RES} = \frac{\frac{R20}{R30} \cdot V_{FS_VDAC}}{1023} V/DAC LSB$$
 (7)

Trimming and Margining DC/DC Converters with a TRIM Pin

Figure 24 illustrates a typical application circuit for trimming/margining the output voltage of a DC/DC converter with a TRIM Pin. The LTC2977's V_{DACP0} pin connects to the TRIM pin through resistor R30, and the V_{DACM0} pin is connected to the converter's point-of-load ground. For this configuration, set the DAC polarity bit Mfr_config_dac_pol in MFR_CONFIG_LTC2977 to 1.

DC/DC converters with a TRIM pin may be margined high or low by connecting an external resistor between the TRIM pin and either the V_{SENSEP} or V_{SENSEM} pin. The relationships between these resistors and the $\Delta\%$ change in the output voltage of the DC/DC converter are typically expressed as:

$$R_{TRIM_DOWN} = \frac{R_{TRIM} \cdot 50}{\Delta_{DOWN} \%} - R_{TRIM}$$
 (8)

R_{TRIM} UP =

$$R_{TRIM} \bullet \left[\frac{V_{DC} \bullet (100 + \Delta_{UP}\%)}{2 \bullet V_{REF} \bullet \Delta_{UP}\%} - \left(\frac{50}{\Delta_{UP}\%} \right) - 1 \right]$$
 (9)

where R_{TRIM} is the resistance looking into the TRIM pin, V_{REF} is the TRIM pin's open-circuit output voltage and V_{DC} is the DC/DC converter's nominal output voltage. $\Delta_{UP}\%$ and $\Delta_{DOWN}\%$ denote the percentage change in the converter's output voltage when margining up or down, respectively.

Two-Step Resistor and DAC Full-Scale Voltage Selection Procedure for DC/DC Converters with a TRIM Pin

The following two-step procedure should be used to calculate the resistor value for R30 and the required full-scale DAC voltage (refer to Figure 24).

1. Solve for R30:

$$R30 \le R_{TRIM} \bullet \left(\frac{50 - \Delta_{DOWN}\%}{\Delta_{DOWN}\%} \right)$$
 (10)

Calculate the maximum required output voltage for V_{DACPO}:

$$V_{DACP0} \ge \left(1 + \frac{\Delta_{UP}\%}{\Delta_{DOWN}\%}\right) \bullet V_{REF}$$
 (11)

Note: Not all DC/DC's converters follow these trim equations especially newer bricks. Consult LTC Field Application Engineering.

Measuring Current

Odd numbered ADC channels may be used to measure supply current. Set the ADC to high resolution mode to configure for current measuring and improve sensitivity. Note that no OV or UV faults or warnings are reported in this mode, but telemetry is available from the READ_VOUT command using the 11-bit signed mantissa plus 5-bit signed exponent L11 data format. Set the MFR_CONFIG_LTC2977 bit b[9] = 1 in order to enable high res mode.




Figure 24. Application Circuit for DC/DC Converters with Trim Pin

The V_{OUT_EN} pin will assert low in this mode and cannot be used to control a DC/DC converter. The V_{DACP} output pin is also unavailable.

Measuring Current with a Sense Resistor

A circuit for measuring current with a sense resistor is shown in Figure 25. The balanced filter rejects both common mode and differential mode noise from the output of the DC/DC converter. The filter is placed directly across the sense resistor in series with the DC/DC converter's inductor. Note that the current sense inputs must be limited to less than 6V with respect to ground. Select R_{CM} and C_{CM} such that the filter's corner frequency is < 1/10 the DC/DC converter's switching frequency. This will result in a current sense waveform that offers a good compromise between the voltage ripple and the delay through the filter. A value $1k\Omega$ for R_{CM} is suggested in order to minimize gain errors due to the current sense inputs' internal resistance.

Measuring Current with Inductor DCR

Figure 26 shows the circuit for applications that require DCR current sense. A second order RC filter is required in these applications in order to minimize the ripple




Figure 25. Sense Resistor Current Sensing Circuits




Figure 26. Inductor DCR Current Sensing Circuits

voltage seen at the current sense inputs. A value of $1k\Omega$ is suggested for R_{CM1} and R_{CM2} in order to minimize gain errors due the current sense inputs' internal resistance. C_{CM1} should be selected to provide cancellation of the zero created by the DCR and inductance, i.e. $C_{CM1} = L/(DCR \bullet R_{CM1})$. C_{CM2} should be selected to provide a second stage corner frequency at < 1/10 of the DC/DC converter's switching frequency. In addition, C_{CM2} needs to be much smaller than C_{CM1} in order to prevent significant loading of the filter's first stage.

Single Phase Design Example

As a design example for a DCR current sense application, assume L = $2.2\mu H$, DCR = $10m\Omega$, and F_{SW} = 500kHz.

Let $R_{CM1} = 1k\Omega$ and solve for C_{CM1} :

$$C_{CM1} \ge \frac{2.2\mu H}{10m\Omega \cdot 1k\Omega} = 220nF$$

Let $R_{CM2} = 1k\Omega$. In order to get a second pole at $F_{SW}/10 = 50kHz$:

$$C_{CM2} = \frac{1}{2 \neq \bullet 50 \text{kHz} \cdot 1 \text{k}\Omega} = 3.18 \text{nF}$$

Let $C_{CM2} = 3.3 nF$. Note that since C_{CM2} is much less than C_{CM1} the loading effects of the second stage filter on the matched first stage are not significant. Consequently, the delay time constant through the filter for the current sense waveform will be approximately $3\mu s$.

Measuring Multiphase Currents

For current sense applications with more than one phase, RC averaging may be employed. Figure 27 shows an example of this approach for a 3-phase system with DCR current sensing. The current sense waveforms are averaged together prior to being applied to the second stage of the filter consisting of R_{CM2} and C_{CM2} . Because the R_{CM1} resistors for the three phases are in parallel, the value of R_{CM1} must be multiplied by the number of phases. Also note that since the DCRs are effectively in parallel, the value for IOUT_CAL_GAIN will be equal to the inductor's




Figure 27. Multiphase DCR Current Sensing Circuits

DCR divided by the number of phases. Care should to be taken in the layout of the multiphase inductors to keep the PCB trace resistance from the DC side of each inductor to the summing node balanced in order to provide the most accurate results.

Multiphase Design Example

Using the same values for inductance and DCR from the previous design example, the value for R_{CM1} will be $3k\Omega$ for a three phase DC/DC converter if C_{CM1} is left at 220nF. Similarly, the value for IOUT_CAL_GAIN will be DCR/3 = $3.33m\Omega$.

Anti-aliasing Filter Considerations

Noisy environments require an anti-aliasing filter on the input to the LTC2977's ADC. The R-C circuit shown in Figure 28 is adequate for most situations. Keep R40 = R50 $\leq 200\Omega$ to minimize ADC gain errors, and select a value for capacitors C10 and C20 that does not add too much additional response time to the OV/UV supervisor, e.g. τ $\cong 10\mu s$ (R = 100Ω , C = $0.10\mu F$).




Figure 28. Anti-Aliasing Filter on V_{SENSE} Lines

Sensing Negative Voltages

Figure 29 shows the LTC2977 sensing a negative power supply (V_{EE}). The R1/R2 resistor divider translates the negative supply voltage to the LTC2977s VSENSEM1 input while the VSENSEP1 input is tied to the REFP pin which has a typical output voltage of 1.23V. The voltage divider should be configured in order to present about 0.5V to the voltage sense inputs when the negative supply reaches its POWER_GOOD_ON threshold so that the current flowing out of the VSENSEMn pin is minimized to ~1 μ A. The relationship between the POWER_GOOD_ON register value and the corresponding negative supply value can be expressed as:

$$V_{EE} = V_{REFP} - (READ_VOUT) \cdot \left(\frac{R2}{R1} + 1\right) - 1\mu A \cdot R2$$

where READ_VOUT returns V_{SENSEP} - V_{SENSEM}.

Connecting the DC1613 USB to I²C/SMBus/PMBus Controller to the LTC2977 in System

The DC1613 USB to I²C/SMBus/PMBus Controller can be interfaced to LTC2977s on the user's board for programming, telemetry and system debug. The controller, when used in conjunction with LTpowerPlay software, provides

a powerful way to debug an entire power system. Failures are quickly diagnosed using telemetry, fault status registers and the fault log. The final configuration can be quickly developed and stored to the LTC2977's EEPROM.

Figure 30 and 31 illustrate application schematics for powering, programming and communicating with one or more LTC2977's via the DC1613 I²C/SMBus/PMBus controller regardless of whether or not system power is present.

Figure 30 shows the recommended schematic to use when the LTC2977 is powered by the system intermediate bus through its V_{PWR} pin.

Figure 31 shows the recommended schematic to use when the LTC2977 is powered by the system 3.3V through its V_{DD33} and V_{PWR} pins. The LTC4412 ideal OR'ing circuit allows either the controller or system to power the LTC2977.

Because of the controller's limited current sourcing capability, only the LTC2977s, their associated pull up resistors and the I^2 C/SMBus pull-up resistors should be powered from the ORed 3.3V supply. In addition, any device sharing I^2 C/SMBus bus connections with the LTC2977 should not have body diodes between the SDA/SCL pins and its V_{DD} node because this will interfere with bus communication in the absence of system power.




Figure 29. Sensing Negative Voltages





Figure 30. DC1613 Controller Connections When V_{PWR} Is Used



NOTE: DC1613 CONTROLLER l^2C CONNECTIONS ARE OPTO-ISOLATED ISOLATED 3.3V FROM CONTROLLER CAN BE BACK DRIVEN AND WILL ONLY DRAW < $10\mu A$ ISOLATED 3.3V CURRENT LIMIT = 100mA

Figure 31. DC1613 Controller Connections When LTC2977 Powered Directly from 3.3V

The DC1613 controller's I^2 C/SMBus connections are opto-isolated from the PC's USB port. The 3.3V supply from the controller and the LTC2977's V_{DD33} pin can be paralleled because the LTC LDOs that generate these voltages can be backdriven and draw <10 μ A. The controller's 3.3V current limit is 100mA.

DESIGN CHECKLIST

I²C

- The LTC2977 must be configured for a unique address.
- The address select pins (ASELn) are tri-level; check Table 1.
- Check addresses for collision with other devices on the bus and any global addresses.

Output Enables

- Use appropriate pull-up resistors on all $V_{OUT ENn}$ pins.
- Verify that the absolute maximum ratings of the V_{OUT} ENn pins are not exceeded.

VIN Sense

No external resistive divider is required to sense V_{IN};
 V_{IN} SNS already has an internal calibrated divider.

Logic Signals

- Verify the absolute maximum ratings of the digital pins (SCL, SDA, ALERTB, FAULTBzn, CONTROLn, SHARE_ CLK, WDI, ASELn, PWRGD) are not exceeded.
- Short all SHARE_CLK pins in the system together and pull up to 3.3V with a 5.49k resistor.
- Do not leave CONTROLn pins floating. Pull up to 3.3V with a 10k resistor.
- Tie WDI/RESETB to V_{DD33} with a 10k resistor. Do not connect a capacitor to the WDI/RESETB pin.
- Tie WP to either V_{DD33} or GND. Do not leave floating.

Unused Inputs

Connect all unused V_{SENSEPn}, V_{SENSEMn} and DACMn pins to GND. Do not float unused inputs. Refer to Unused ADC Sense Inputs in the Applications Information section.

DAC Outputs

Select appropriate resistor for desired margin range.
 Refer to the resistor selection tool in LTpowerPlay for assistance.


For a more complete list of design considerations and a schematic checklist, see the Design Checklist on the LTC2977 product page:

LTC2977

LTpowerPlay: AN INTERACTIVE GUI FOR POWER SYSTEM MANAGERS

LTpowerPlay is a powerful Windows based development environment that supports Analog Devices Power System Manager ICs with EEPROM, including the LTC2977 8-channel PMBus Power System Manager. The software supports a variety of different tasks. You can use LTpowerPlay to evaluate Analog Devices ICs by connecting to a demo board system. LTpowerPlay can also be used in an offline mode (with no hardware present) in order to build a multi-chip configuration file that can be saved and reloaded at a later time. LTpowerPlay provides unprecedented diagnostic and debug features. It becomes a valuable diagnostic tool during board bring-up to program or tweak the power management scheme in a system or to diagnose power issues when bringing up rails. LTpowerPlay utilizes Analog Devices' DC1613 USB-to-I²C/SMBus/PMBus Controller to communicate with one of many potential targets, including the DC2028 demo board set, the DC1508 socketed programming board, or a customer target system. The software also provides an automatic update feature to keep the software current with the latest set of device drivers and documentation. A great deal of context sensitive help is available within LTpowerPlay along with several tutorial demos. Complete information is available at:

Itpowerplay



PCB ASSEMBLY AND LAYOUT SUGGESTIONS

Bypass Capacitor Placement

The LTC2977 requires $0.1\mu F$ bypass capacitors between the V_{DD33} pins and GND, the V_{DD25} pin and GND, and the REFP pin and REFM pin. If the chip is being powered from the V_{PWR} input, then that pin should also be bypassed to GND by a $0.1\mu F$ capacitor. In order to be effective, these capacitors should be made of high quality ceramic dielectric such as X5R or X7R and be placed as close to the chip as possible.

Exposed Pad Stencil Design

The LTC2977's package is thermally and electrically efficient. This is enabled by the exposed die attach pad on the under side of the package which must be soldered down to the PCB or mother board substrate. It is a good practice to minimize the presence of voids within the exposed pad inter-connection. Total elimination of voids is difficult, but the design of the exposed pad stencil is key. Figure 32 shows a suggested screen print pattern. The proposed stencil design enables out-gassing of the solder paste during reflow as well as regulating the finished solder thickness. See IPC7525A.




Figure 32. Suggested Screen Pattern for Die Attach Pad




Figure 33. Connecting Unused Inputs to GND

PC Board Layout

Mechanical stress on a PC board and soldering-induced stress can cause the LTC2977's reference voltage and voltage drift to shift. A simple way to reduce these stress-related shifts is to mount the IC near the short edge of the PC board, or in a corner. The board edge acts as a stress boundary, or a region where the flexure of the board is minimal.


Unused ADC Sense Inputs

Connect all unused ADC sense inputs ($V_{SENSEPn}$ or $V_{SENSEMn}$) to GND. In a system where the inputs are connected to removable cards and may be left floating in certain situations, connect the inputs to GND using 100k resistors. Place the 100k resistors before any filter components, as shown in Figure 33, to prevent loading of the filter.


PACKAGE DESCRIPTION

UP Package 64-Lead Plastic QFN (9mm × 9mm)

(Reference LTC DWG # 05-08-1705 Rev C)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



- 1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION WNJR-5 2. ALL DIMENSIONS ARE IN MILLIMETERS 3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT
- 4. EXPOSED PAD SHALL BE SOLDER PLATED
- 5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE
- 6. DRAWING NOT TO SCALE

Rev. F

BOTTOM VIEW—EXPOSED PAD

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	09/13	Improved the voltage range for ADC Total Unadjusted Error (TUE) specification, Voltage Sense Mode, from >1.8V to >1V	
		Added ADC TUE specification for Current Sense Mode	
		Consolidated previous ADC specifications – INL, DNL, Voltage Sense Offset Error, Gain Error – into TUE	
		Updated V _{OS_CMP} Offset Voltage specification	
		V _{VOUT_ENn} Output High Voltage specification: Changed minimum from 11.6V to 10V	7
		Added Typical Performance Characteristic: Closed-Loop Servo Accuracy	11
В	08/16	Updated Typical Application and added EEPROM ECC information	
		Updated DAC Output Update Rate (t _{S_VDACP})	
		Added Note 3	
		Updated graph: Closed Loop Servo Error	
		Added graph: V _{OUT_EN[7:0]} Output Voltage vs V _{DD33}	
		Updated V _{DD33} , V _{DD25} and SHARE_CLK pin functions	
		Updated value of k and resulting example in EEPROM section	17
		Updated: Figures 1a, 7 to 12; Table 1	19, 20, 21
		Added MFR_INFO command	
		Changed MFR_SPECIAL_ID default value	26, 58
		Added MFR_COMMAND_PLUS to list of excepted commands under Level 2 write protection	28
		Updated: WRITE_PROTECT Pin section, MFR_STATUS_PLUSn Data Contents	
		Updated: STATUS_WORD b[0] operation, STATUS_VOUT b[3] symbol and operation	
		Updated description: MFR_VOUT_PEAK, MFR_VIN_PEAK, MFR_TEMPERATURE_PEAK, MFR_VOUT_MIN, MFR_VIN_MIN, MFR_TEMPERATURE_MIN	
		Updated: Figure 19, P-channel MOSFETs in Figures 30 and 31	79, 86
		Updated Design Checklist	87
С	04/17	Added V _{VOUT_VALID} specifications	7
D	03/20	Updated MFR_DAC default value	26
Е	10/20	Added AEC-Q100 Qualified for Automotive Applications and orderable part numbers	1, 4
F	07/22	V _{OS ADC} Offset Error maximum spec limit changed from ±35μV to ±100μV	5
		I _{VOUT_ENn} Output Sinking Current at condition Weak Pull-Down Enabled: minimum spec changed from 33μA to 28μA and typical spec changed from 50μA to 43μA.	7
		I_{VOUT_ENn} Output Sinking Current at condition Strong Pulldown Enabled, $V_{OUT_ENn} = 0.1V$: spec updated to typical value only at room temp	
		Updated VDD3 and VDD25 Pin Descriptions	13
		Updated section on Processing Commands and Associated Command Tables	22
		Updated offset value in the example scenario in MFR_I2C_BASE_ADDRESS section	30
		Updated text in Response When Part Is Busy section	65
		Updated Table Numbers	68, 69